This website requires JavaScript.
Explore
Help
Sign In
fallensigh
/
ciciec2026
Archived
Watch
0
Star
0
Fork
0
You've already forked ciciec2026
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
72
Commits
5
Branches
1
Tag
f8459f247878bde6ac24d78ed34b5db1f9900114
Commit Graph
2 Commits
Author
SHA1
Message
Date
FallenSigh
956cd67773
Interrupt-driven wait: matmul HWI2 + DMA HWI1 direct CPU lines
2026-06-25 20:03:53 +08:00
FallenSigh
fbc993b846
Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC
2026-06-23 01:22:45 +08:00