Logo
Explore Help
Sign In
fallensigh/ciciec2026
Archived
0
0
Fork 0
You've already forked ciciec2026
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
74 Commits 5 Branches 1 Tag
db9997b4734053e6d931af47131c1cb323fa1da8
Commit Graph

4 Commits

Author SHA1 Message Date
FallenSigh
f8459f2478 Hardware CRC32 engine in matmul IP: 4-byte/cycle combinational, register at 0x010 2026-06-25 20:40:08 +08:00
FallenSigh
956cd67773 Interrupt-driven wait: matmul HWI2 + DMA HWI1 direct CPU lines 2026-06-25 20:03:53 +08:00
FallenSigh
57ba5d271d Remove all debug and printf 2026-06-25 15:44:18 +08:00
FallenSigh
a42568f635 Clean production code: -O2, read CRC32 from ExtRAM, remove all debug 2026-06-24 23:42:35 +08:00
Powered by Gitea Version: 25.5.0 Page: 518ms Template: 51ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API