This repository has been archived on 2026-08-21. You can view files and clone it. You cannot open issues or pull requests or push a commit.

FallenSigh d6873b5aed update reports

2026-07-15 18:22:17 +08:00

doc

update reports

2026-07-15 18:22:17 +08:00

fpga

remove reports

2026-07-15 11:10:28 +08:00

rtl

delete generated pll sim files

2026-07-15 11:29:58 +08:00

sdk

test: add board FFT validation and VCD capture

2026-07-15 04:13:15 +08:00

sim

update test data and remove mif files

2026-07-05 20:16:13 +08:00

test_data

mlkem test diagnostics and allocator updates

2026-07-08 02:35:56 +08:00

tools

update test data and remove mif files

2026-07-05 20:16:13 +08:00

.gitignore

delete generated pll sim files

2026-07-15 11:29:58 +08:00

Description

No description provided

193 MiB

Languages

Verilog 46.5%

C 27.8%

Assembly 20.5%

SystemVerilog 3.3%

Python 0.7%

Other 1.2%