This repository has been archived on 2026-08-21. You can view files and clone it. You cannot open issues or pull requests or push a commit.

FallenSigh be2e54c8ab revert(mlkem): drop poly_mul ping-pong (B2) to reclaim ~7k LUT ...

B2 (ping-pong poly_mul + decoupled MAC load) doubled the 256x12 coeff
register file (mem_A/B -> 4 arrays) costing ~7k LUT for only ~2.8% Encaps
latency (K=2) — the worst area/latency ratio of the optimization set.
Revert restores single-buffer poly_mul and serial MAC. B1 (compress
streaming) and R1 (dual-butterfly NTT) are kept.

Verified byte-exact vs NIST KAT: Encaps 9/9, Decaps 9/9, KeyGen, hello
end-to-end, poly_mul standalone TB 11/11 — all PASS.

ENC_U K=2 4177->4689, ENC_V 2089->2345 (B2's hidden load reappears).

2026-07-11 03:48:50 +08:00

doc

doc: add ML-KEM IP design report with figures

2026-07-08 04:42:11 +08:00

fpga

update vivado reports

2026-07-08 04:20:27 +08:00

rtl

revert(mlkem): drop poly_mul ping-pong (B2) to reclaim ~7k LUT

2026-07-11 03:48:50 +08:00

sdk

add examples/mlkem_hello

2026-07-08 04:41:37 +08:00

sim

update test data and remove mif files

2026-07-05 20:16:13 +08:00

test_data

mlkem test diagnostics and allocator updates

2026-07-08 02:35:56 +08:00

tools

update test data and remove mif files

2026-07-05 20:16:13 +08:00

.gitignore

mlkem test diagnostics and allocator updates

2026-07-08 02:35:56 +08:00

Description

No description provided

193 MiB

Languages

Verilog 46.5%

C 27.8%

Assembly 20.5%

SystemVerilog 3.3%

Python 0.7%

Other 1.2%