This repository has been archived on 2026-08-21. You can view files and clone it. You cannot open issues or pull requests or push a commit.

FallenSigh 9202327dd0 perf: batch UART FIFO writes — poll once per 16 bytes instead of per byte ...

uart_puts: burst-write up to 16 chars before polling LSR
uart_puthex: write all 8 hex digits without polling (8 < 16 FIFO depth)

Reduces AXI register reads from ~50 to ~3 per CRC output.
Each saved poll: -1 uncached AXI read (~390ns)

2026-06-26 23:48:23 +08:00

9.3 KiB

Raw Blame History

View Raw