This repository has been archived on 2026-08-21. You can view files and clone it. You cannot open issues or pull requests or push a commit.

FallenSigh 65607badd2 add vivado reports

2026-07-06 00:03:57 +08:00

doc

doc(mlkem): add mlkem user guide

2026-06-30 15:23:13 +08:00

fpga

add vivado reports

2026-07-06 00:03:57 +08:00

rtl

fix(fft): update SdfUnit, Twiddle, and axi wrapper

2026-07-05 23:25:51 +08:00

sdk

test(fft): update fft_dma example

2026-07-05 23:25:51 +08:00

sim

update test data and remove mif files

2026-07-05 20:16:13 +08:00

tools

update test data and remove mif files

2026-07-05 20:16:13 +08:00

.gitignore

update test data and remove mif files

2026-07-05 20:16:13 +08:00

Description

No description provided

193 MiB

Languages

Verilog 46.5%

C 27.8%

Assembly 20.5%

SystemVerilog 3.3%

Python 0.7%

Other 1.2%