This repository has been archived on 2026-08-21 . You can view files and clone it. You cannot open issues or pull requests or push a commit.
52e85aa6fbb50612fae432826d603154438a1c4a
dma.h: typedef u32 instead of uint32_t, no stdint.h include dma.c: use u32 instead of uint32_t user-sample.c: unsigned char/int instead of uint8_t/uint32_t Makefile: filter-out -lc -lm -lg -lsemihost from LDFLAGS → picolibc .data section (2.1KB, 532 words) eliminated → startup data-copy loop: ~30000 → ~200 cycles → total start.S latency: ~44000 → ~14000 cycles (~0.42ms at 33MHz)
Description
No description provided
Languages
Verilog
46.5%
C
27.8%
Assembly
20.5%
SystemVerilog
3.3%
Python
0.7%
Other
1.2%