This website requires JavaScript.
Explore
Help
Sign In
fallensigh
/
ciciec2026
Archived
Watch
0
Star
0
Fork
0
You've already forked ciciec2026
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
15
Commits
5
Branches
1
Tag
d5ad070ca09cdc0b6cbea135bdcb61ec3960314b
Commit Graph
3 Commits
Author
SHA1
Message
Date
FallenSigh
4a67ca5c83
Add debug output for group 0 write-back and group 1 compute
2026-06-24 22:09:06 +08:00
FallenSigh
aaefb04737
Sync asm/ (user-sample.c + Makefile) from test branch
...
MATMUL_GROUP_NUM defaults to 5000, overridable for fast local testing.
2026-06-24 17:01:45 +08:00
FallenSigh
fbc993b846
Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC
2026-06-23 01:22:45 +08:00