|
|
c4d36515cc
|
fix samples ntt bugs & set PLL & optimize matmul
|
2026-07-15 10:36:38 +08:00 |
|
|
|
4857016b42
|
update reports & add mlkem cdc test result & update pll
|
2026-07-11 10:09:45 +08:00 |
|
|
|
6a1b374bc1
|
set mlkem_clk to 50Mhz
|
2026-07-08 17:01:46 +08:00 |
|
|
|
0c85a20b4e
|
mlkem test diagnostics and allocator updates
|
2026-07-08 02:35:56 +08:00 |
|
|
|
99e6c884d7
|
chore: untrack auto-generated PLL files, add .gitignore
|
2026-06-30 02:10:29 +08:00 |
|
|
|
542495cb52
|
fix: replace UNUSEDPARAM/UNUSEDSIGNAL with UNUSED for verilator lint
Verilator does not recognize UNUSEDPARAM or UNUSEDSIGNAL.
Correct suppression code is UNUSED.
|
2026-06-30 02:10:07 +08:00 |
|
|
|
fe8eff0aa0
|
Track .xci/.xcix/.xdc as source files; drop Vivado-generated stubs/netlists
|
2026-06-23 01:33:56 +08:00 |
|
|
|
fbc993b846
|
Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC
|
2026-06-23 01:22:45 +08:00 |
|
