|
|
57ba5d271d
|
Remove all debug and printf
|
2026-06-25 15:44:18 +08:00 |
|
|
|
a9958ee4fa
|
BURST_LEN 47->63 (64 beats)
|
2026-06-25 04:08:18 +08:00 |
|
|
|
3cad98a811
|
Increase BURST_LEN to 47 (48 beats) to cover 192-byte C reads in one burst
|
2026-06-25 03:54:10 +08:00 |
|
|
|
54aa37adee
|
Add debug output for C[0][0]/C[1][1]/C[2][3] of groups 0,1
|
2026-06-25 03:03:10 +08:00 |
|
|
|
9ecda4aa7a
|
Fix CRC32 table, remove debug output
|
2026-06-25 02:51:36 +08:00 |
|
|
|
5e467175ea
|
Merge main (user mods) into no-fft
|
2026-06-25 00:44:01 +08:00 |
|
|
|
641d055f18
|
User mods: matmul RTL + shift_add_mult + C program
|
2026-06-25 00:43:16 +08:00 |
|
|
|
1660b283c4
|
Move DMA files to asm/, remove from common.mk
|
2026-06-24 23:52:30 +08:00 |
|
|
|
5dcee80b95
|
DMA-driven: A+B+C per group via DMA ch0/ch1, -O2 CRC32 from ExtRAM
|
2026-06-24 23:46:58 +08:00 |
|
|
|
a42568f635
|
Clean production code: -O2, read CRC32 from ExtRAM, remove all debug
|
2026-06-24 23:42:35 +08:00 |
|
|
|
c1fcb3c796
|
CRC32 on-the-fly from c_buf — bypass ExtRAM reads entirely
|
2026-06-24 23:38:06 +08:00 |
|
|
|
07f8422d75
|
Fix CRC32 table entry 187: 0x5CB30A04 -> 0x5CB36A04
|
2026-06-24 23:32:24 +08:00 |
|
|
|
93361733f6
|
Definitive write test: write 0xDEADBEEF then read back
|
2026-06-24 23:29:00 +08:00 |
|
|
|
16c0d7b639
|
Use __sync_synchronize() hardware barrier instead of asm compiler barrier
|
2026-06-24 23:22:38 +08:00 |
|
|
|
f0ebf1f5fa
|
Output A0/B0/C0 for groups 0-3 and N-2,N-1
|
2026-06-24 23:16:26 +08:00 |
|
|
|
2c8f5d37f3
|
Add asm memory barrier before CRC32 to flush write buffer
|
2026-06-24 23:09:06 +08:00 |
|
|
|
afef1f1433
|
Add group 1 A/B/C debug output
|
2026-06-24 23:03:46 +08:00 |
|
|
|
23bb112586
|
Print CRC32 loop counter to verify iteration count
|
2026-06-24 23:01:29 +08:00 |
|
|
|
8ea98874a5
|
Inline CRC32 computation into main (bypass function call)
|
2026-06-24 22:52:08 +08:00 |
|
|
|
d27e147652
|
Fix escaped quotes
|
2026-06-24 22:50:14 +08:00 |
|
|
|
f6146bd467
|
Minimal debug: CRC32 self-test + group 0 rdback in one line
|
2026-06-24 22:49:06 +08:00 |
|
|
|
e39a655861
|
Add CRC32 self-test debug output
|
2026-06-24 22:42:46 +08:00 |
|
|
|
bbd3e3358b
|
Fix extra brace in debug code
|
2026-06-24 22:38:18 +08:00 |
|
|
|
3269e83d68
|
Debug: check ExtRAM write-back at start/mid/end of range
|
2026-06-24 22:36:29 +08:00 |
|
|
|
4a67ca5c83
|
Add debug output for group 0 write-back and group 1 compute
|
2026-06-24 22:09:06 +08:00 |
|
|
|
aaefb04737
|
Sync asm/ (user-sample.c + Makefile) from test branch
MATMUL_GROUP_NUM defaults to 5000, overridable for fast local testing.
|
2026-06-24 17:01:45 +08:00 |
|
|
|
fbc993b846
|
Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC
|
2026-06-23 01:22:45 +08:00 |
|
