ae5f0ca048c65481514504805d48c68020a16643
Phase 3.2: Verifies module chaining works. - sha3_chain_top.v: 3-state FSM (IDLE→BUSY→DONE), feeds d_in→sha3_top(G) - Captures rho[255:0] and sigma[511:256] from SHA3-512 output - Verified: 3/3 bit-exact vs Python G(d||k=2) reference KG full-path FSM (~11 module chain) deferred — too complex for single dispatch.
Description
No description provided
Languages
Verilog
81.7%
Python
10.8%
Tcl
5.1%
Shell
2.4%