8fdf94455512c2cb00b80ef7f60907f26a426ff6
- sync_rtl/common/: skid_buffer, pipeline_reg, defines (valid/ready) - sync_rtl/mod_add/: modular adder example with Verilator C++ TB - test_framework/: Python-driven Verilator compile/sim/compare pipeline - test_framework/modules/mod_add/: 50-vector test plan, full鏈路 PASS - .trellis/spec/: RTL and test_framework conventions documented
Description
No description provided
Languages
Verilog
81.7%
Python
10.8%
Tcl
5.1%
Shell
2.4%