mlkem-sync/.trellis/tasks/archive/2026-06/06-25-vivado-verilog-tb/check.jsonl

{"file": ".trellis/spec/rtl/verilator-conventions.md", "reason": "RTL conventions for quality checking: clock period, valid/ready timing, testbench structure"}