Files

FallenSigh 8fdf944555 feat: init mlkem project with Verilator test framework

- sync_rtl/common/: skid_buffer, pipeline_reg, defines (valid/ready)
- sync_rtl/mod_add/: modular adder example with Verilator C++ TB
- test_framework/: Python-driven Verilator compile/sim/compare pipeline
- test_framework/modules/mod_add/: 50-vector test plan, full鏈路 PASS
- .trellis/spec/: RTL and test_framework conventions documented

2026-06-24 19:43:29 +08:00

878 B

Raw Blame History

Component Guidelines

How components are built in this project.

Overview

(To be filled by the team)

Component Structure

(To be filled by the team)

Props Conventions

(To be filled by the team)

Styling Patterns

(To be filled by the team)

Accessibility

(To be filled by the team)

Common Mistakes

(To be filled by the team)

878 B Raw Blame History

Component Guidelines

Overview

Component Structure

Props Conventions

Styling Patterns

Accessibility

Common Mistakes

878 B

Raw Blame History