FallenSigh 39dd36994b feat(poly_mul): implement synchronous PolyMul with base-case multiply ...

Phase 2.2: NTT-domain polynomial pointwise multiplication.
- basecase_mul.v: degree-1 base-case multiply (c0,c1) with Barrett
- poly_mul_zeta_rom.v: 128-entry zeta ROM for PolyMul
- poly_mul_sync.v: FSM (IDLE→LOAD 256 cycles→COMPUTE 256 cycles→DONE)

Verified: 5/5 vectors bit-exact vs Python PolyMul reference

2026-06-24 23:10:18 +08:00

.claude

feat: init mlkem project with Verilator test framework

2026-06-24 19:43:29 +08:00

.opencode

feat: init mlkem project with Verilator test framework

2026-06-24 19:43:29 +08:00

.trellis

feat: init mlkem project with Verilator test framework

2026-06-24 19:43:29 +08:00

sync_rtl

feat(poly_mul): implement synchronous PolyMul with base-case multiply

2026-06-24 23:10:18 +08:00

test_framework

feat(poly_mul): implement synchronous PolyMul with base-case multiply

2026-06-24 23:10:18 +08:00

.gitignore

chore: add .gitignore, remove build artifacts from tracking

2026-06-24 19:43:40 +08:00

AGENTS.md

feat: init mlkem project with Verilator test framework

2026-06-24 19:43:29 +08:00

Description

No description provided

23 MiB

Languages

Verilog 81.7%

Python 10.8%

Tcl 5.1%

Shell 2.4%