FallenSigh 209ca90fb1 feat(poly_arith): implement synchronous PolyAdd/PolySub streaming module ...

Phase 2.3: Polynomial modular addition and subtraction.
- poly_arith_sync.v: mode=0 add (a+b mod Q), mode=1 sub (a-b mod Q)
- Pure streaming (1 coeff/cycle, no BRAM needed)
- Uses pipeline_reg for valid/ready handshake

Verified: 10/10 vectors bit-exact vs Python reference

2026-06-24 23:12:59 +08:00

.claude

feat: init mlkem project with Verilator test framework

2026-06-24 19:43:29 +08:00

.opencode

feat: init mlkem project with Verilator test framework

2026-06-24 19:43:29 +08:00

.trellis

feat: init mlkem project with Verilator test framework

2026-06-24 19:43:29 +08:00

sync_rtl

feat(poly_arith): implement synchronous PolyAdd/PolySub streaming module

2026-06-24 23:12:59 +08:00

test_framework

feat(poly_arith): implement synchronous PolyAdd/PolySub streaming module

2026-06-24 23:12:59 +08:00

.gitignore

chore: add .gitignore, remove build artifacts from tracking

2026-06-24 19:43:40 +08:00

AGENTS.md

feat: init mlkem project with Verilator test framework

2026-06-24 19:43:29 +08:00

Description

No description provided

23 MiB

Languages

Verilog 81.7%

Python 10.8%

Tcl 5.1%

Shell 2.4%