mlkem-sync/.trellis/tasks/archive/2026-06/06-25-vivado-verilog-tb/implement.jsonl

{"file": ".trellis/spec/rtl/verilator-conventions.md", "reason": "RTL conventions: clock period 10ns, valid/ready timing protocol, pipeline_reg behavior"}