FallenSigh
8fdf944555
- sync_rtl/common/: skid_buffer, pipeline_reg, defines (valid/ready) - sync_rtl/mod_add/: modular adder example with Verilator C++ TB - test_framework/: Python-driven Verilator compile/sim/compare pipeline - test_framework/modules/mod_add/: 50-vector test plan, full鏈路 PASS - .trellis/spec/: RTL and test_framework conventions documented
717 B
717 B
Logging Guidelines
How logging is done in this project.
Overview
(To be filled by the team)
Log Levels
(To be filled by the team)
Structured Logging
(To be filled by the team)
What to Log
(To be filled by the team)
What NOT to Log
(To be filled by the team)