44 lines
967 B
Markdown
44 lines
967 B
Markdown
# Journal - FallenSigh (Part 1)
|
|
|
|
> AI development session journal
|
|
> Started: 2026-06-24
|
|
|
|
---
|
|
|
|
|
|
|
|
## Session 1: Add Vivado XSIM Verilog testbenches for all 10 sync modules
|
|
|
|
**Date**: 2026-06-25
|
|
**Task**: Add Vivado XSIM Verilog testbenches for all 10 sync modules
|
|
**Branch**: `main`
|
|
|
|
### Summary
|
|
|
|
Created file-based vector Verilog testbenches () for all 10 top-level sync modules: mod_add, rng, poly_arith, comp_decomp, storage, sha3_chain, ntt_core, poly_mul, sample_cbd, sample_ntt. Each module includes tb .v, gen_vectors.py, input.hex, xsim_run.tcl. Added run_tb.sh convenience script. Verified on Vivado 2019.2 with ncurses compatibility fix.
|
|
|
|
### Main Changes
|
|
|
|
(Add details)
|
|
|
|
### Git Commits
|
|
|
|
| Hash | Message |
|
|
|------|---------|
|
|
| `d4c3fc8` | (see git log) |
|
|
| `52c625b` | (see git log) |
|
|
| `79653ac` | (see git log) |
|
|
| `db0a559` | (see git log) |
|
|
|
|
### Testing
|
|
|
|
- [OK] (Add test results)
|
|
|
|
### Status
|
|
|
|
[OK] **Completed**
|
|
|
|
### Next Steps
|
|
|
|
- None - task complete
|