feat: init mlkem project with Verilator test framework
- sync_rtl/common/: skid_buffer, pipeline_reg, defines (valid/ready) - sync_rtl/mod_add/: modular adder example with Verilator C++ TB - test_framework/: Python-driven Verilator compile/sim/compare pipeline - test_framework/modules/mod_add/: 50-vector test plan, full鏈路 PASS - .trellis/spec/: RTL and test_framework conventions documented
This commit is contained in:
23
obj_dir/Vmod_add_sync___024root__Slow.cpp
Normal file
23
obj_dir/Vmod_add_sync___024root__Slow.cpp
Normal file
@@ -0,0 +1,23 @@
|
||||
// Verilated -*- C++ -*-
|
||||
// DESCRIPTION: Verilator output: Design implementation internals
|
||||
// See Vmod_add_sync.h for the primary calling header
|
||||
|
||||
#include "Vmod_add_sync__pch.h"
|
||||
|
||||
void Vmod_add_sync___024root___ctor_var_reset(Vmod_add_sync___024root* vlSelf);
|
||||
|
||||
Vmod_add_sync___024root::Vmod_add_sync___024root(Vmod_add_sync__Syms* symsp, const char* namep)
|
||||
{
|
||||
vlSymsp = symsp;
|
||||
vlNamep = strdup(namep);
|
||||
// Reset structure values
|
||||
Vmod_add_sync___024root___ctor_var_reset(this);
|
||||
}
|
||||
|
||||
void Vmod_add_sync___024root::__Vconfigure(bool first) {
|
||||
(void)first; // Prevent unused variable warning
|
||||
}
|
||||
|
||||
Vmod_add_sync___024root::~Vmod_add_sync___024root() {
|
||||
VL_DO_DANGLING(std::free(const_cast<char*>(vlNamep)), vlNamep);
|
||||
}
|
||||
Reference in New Issue
Block a user