Files
ciciec2026_loongson/fpga/create_project.tcl