FallenSigh
f55e15af32
Each uncached TAG write costs ~810ns on the AXI bus. Removed: - 2 TAG writes per main loop iteration (Ch1 store + Ch0 pre-fire) - 2 TAG writes in prologue (group 0 load + pre-fire group 1) - 1 TAG write in epilogue (final store) Total: ~10,000 wasted AXI transactions eliminated for 5000 groups. Estimated ~8% reduction in per-iteration time.
194 lines
8.3 KiB
C
194 lines
8.3 KiB
C
/**
|
|
* user-sample - CIC-IEC 2026 Stage 3 Evaluation Program
|
|
*
|
|
* (ULTIMATE PERFORMANCE DMA + PING-PONG BUFFER ARCHITECTURE v2)
|
|
*
|
|
* Optimizations over v1:
|
|
* 1. Pre-fire DMA Ch0 load at loop tail → fully overlaps with IP compute
|
|
* 2. Inlined wait loops → zero function-call overhead in hot path
|
|
* 3. Inlined DMA start → skips redundant STATUS_BUSY_BIT check
|
|
* 4. XOR bank toggle → avoids g%2 recomputation per iteration
|
|
*/
|
|
|
|
#include <stdio.h>
|
|
#include <stdint.h>
|
|
|
|
#include <dma.h>
|
|
|
|
/* ─── Configurable group count (default 5000) ──────────────────────── */
|
|
#ifndef MATMUL_GROUP_NUM
|
|
#define MATMUL_GROUP_NUM 5000
|
|
#endif
|
|
|
|
/* ─── BSP globals ─────────────────────────────────────────────────── */
|
|
unsigned long UART_BASE = 0xbf000000;
|
|
unsigned long CONFREG_TIMER_BASE = 0xbf20f100;
|
|
unsigned long CONFREG_CLOCKS_PER_SEC = 50000000L;
|
|
unsigned long CORE_CLOCKS_PER_SEC = 33000000L;
|
|
|
|
/* ─── Memory layout ────────────────────────────────────────────────── */
|
|
#define EXTRAM_BASE_PHYS 0x1c400000
|
|
#define EXTRAM_BASE_UNCACHED (0xA0000000 | (EXTRAM_BASE_PHYS & 0x1FFFFFFF))
|
|
|
|
#define SRC_BASE_WORDS 0
|
|
#define DST_BASE_WORDS (SRC_BASE_WORDS + MATMUL_GROUP_NUM * 32)
|
|
#define RESULT_WORDS (MATMUL_GROUP_NUM * 48)
|
|
|
|
/* ExtRAM Physical Addresses for DMA */
|
|
#define EXTRAM_PHYS_AB(g) (EXTRAM_BASE_PHYS + (SRC_BASE_WORDS * 4) + (g) * 128)
|
|
#define EXTRAM_PHYS_C(g) (EXTRAM_BASE_PHYS + (DST_BASE_WORDS * 4) + (g) * 192)
|
|
|
|
/* ─── MATMUL IP registers (Ping-Pong Memory Map) ──────────────────── */
|
|
#define MATMUL_BASE_PHYS 0x1f500000
|
|
#define MATMUL_BASE_UNCACHED 0xbf500000
|
|
|
|
#define MATMUL_CTRL (MATMUL_BASE_UNCACHED + 0x000)
|
|
#define MATMUL_STATUS (MATMUL_BASE_UNCACHED + 0x004)
|
|
#define MATMUL_PHYS_B0_AB (MATMUL_BASE_PHYS + 0x100)
|
|
#define MATMUL_PHYS_B0_C (MATMUL_BASE_PHYS + 0x180)
|
|
#define MATMUL_PHYS_B1_AB (MATMUL_BASE_PHYS + 0x300)
|
|
#define MATMUL_PHYS_B1_C (MATMUL_BASE_PHYS + 0x380)
|
|
|
|
#define CTRL_START_B0 0x1
|
|
#define CTRL_START_B1 0x2
|
|
#define STATUS_DONE 0x2
|
|
#define STATUS_ERROR 0x4
|
|
|
|
#define MATMUL_CRC (MATMUL_BASE_UNCACHED + 0x010)
|
|
|
|
/* ─── Pre-computed DMA burst control word ──────────────────────────── */
|
|
#define DMA_CTRL_VAL (CTRL_BURST_SIZE(2) | CTRL_BURST_LEN(63) | CTRL_START_BIT)
|
|
|
|
/* ═══════════════════════════════════════════════════════════════════ */
|
|
int main(void)
|
|
{
|
|
if (MATMUL_GROUP_NUM <= 0) return 0;
|
|
|
|
/* ── Hot-path local volatile pointers (one-time addr calc) ──────── */
|
|
volatile uint32_t *mat_status = (volatile uint32_t *)MATMUL_STATUS;
|
|
volatile uint32_t *mat_ctrl = (volatile uint32_t *)MATMUL_CTRL;
|
|
volatile uint32_t *mat_crc = (volatile uint32_t *)MATMUL_CRC;
|
|
volatile dma_ch_regs_t *ch0 = DMA_CH(0);
|
|
volatile dma_ch_regs_t *ch1 = DMA_CH(1);
|
|
|
|
uint32_t crc;
|
|
int g, bank;
|
|
|
|
// Ping-Pong Register Address Arrays (Physical for DMA)
|
|
uint32_t phys_bank_AB[2] = {MATMUL_PHYS_B0_AB, MATMUL_PHYS_B1_AB};
|
|
uint32_t phys_bank_C[2] = {MATMUL_PHYS_B0_C, MATMUL_PHYS_B1_C};
|
|
uint32_t ctrl_start[2] = {CTRL_START_B0, CTRL_START_B1};
|
|
|
|
/* ── Start marker (must be first output) ──────────────────── */
|
|
printf("MATMUL_START\n");
|
|
|
|
// Reset IP state
|
|
*mat_status = STATUS_DONE | STATUS_ERROR;
|
|
*mat_crc = 0;
|
|
|
|
/* ═══════════════════════════════════════════════════════════════
|
|
* PROLOGUE: Load group 0 → Bank 0, start IP, pre-fire group 1
|
|
* ═══════════════════════════════════════════════════════════════ */
|
|
|
|
// DMA Ch0: Load group 0 A+B (128 bytes) → IP Bank 0
|
|
ch0->SRC_ADDR = EXTRAM_PHYS_AB(0);
|
|
ch0->DST_ADDR = phys_bank_AB[0];
|
|
ch0->LENGTH = 128;
|
|
ch0->CTRL = DMA_CTRL_VAL;
|
|
while (!(ch0->STATUS & STATUS_DONE_BIT)) {}
|
|
ch0->STATUS = STATUS_DONE_BIT;
|
|
|
|
// Start IP Bank 0 (group 0)
|
|
*mat_ctrl = ctrl_start[0];
|
|
|
|
// Pre-fire: DMA Ch0 load group 1 → Bank 1 (overlaps with IP compute)
|
|
if (MATMUL_GROUP_NUM > 1) {
|
|
ch0->SRC_ADDR = EXTRAM_PHYS_AB(1);
|
|
ch0->DST_ADDR = phys_bank_AB[1];
|
|
ch0->LENGTH = 128;
|
|
ch0->CTRL = DMA_CTRL_VAL;
|
|
}
|
|
|
|
/* ═══════════════════════════════════════════════════════════════
|
|
* MAIN LOOP: Fully-pipelined — pre-fire DMA load at loop tail
|
|
*
|
|
* At iteration g:
|
|
* IP is computing group (g-1) on prev_bank
|
|
* Ch0 loaded group g to cur_bank (pre-fired in iteration g-1)
|
|
*
|
|
* Pipeline:
|
|
* Ch0: | load g+1 | | load g+2 |
|
|
* Ch1: | store g-1 | | store g |
|
|
* IP : | compute g | | compute g+1 |
|
|
* ═══════════════════════════════════════════════════════════════ */
|
|
bank = 1; // cur_bank for iteration g=1; prev_bank = bank ^ 1
|
|
|
|
for (g = 1; g < MATMUL_GROUP_NUM; g++) {
|
|
int cur_bank = bank;
|
|
int prev_bank = bank ^ 1;
|
|
|
|
// 1. Wait for previous IP computation (group g-1 on prev_bank)
|
|
while (!(*mat_status & STATUS_DONE)) {}
|
|
*mat_status = STATUS_DONE;
|
|
|
|
// 2. Ensure previous DMA Ch1 store is done (group g-2)
|
|
if (g > 1) {
|
|
while (!(ch1->STATUS & STATUS_DONE_BIT)) {}
|
|
ch1->STATUS = STATUS_DONE_BIT;
|
|
}
|
|
|
|
// 3. Start DMA Ch1 store: group (g-1) result → ExtRAM
|
|
ch1->SRC_ADDR = phys_bank_C[prev_bank];
|
|
ch1->DST_ADDR = EXTRAM_PHYS_C(g - 1);
|
|
ch1->LENGTH = 192;
|
|
ch1->CTRL = DMA_CTRL_VAL;
|
|
|
|
// 4. Wait for current DMA Ch0 load (group g → cur_bank, pre-fired in iteration g-1)
|
|
while (!(ch0->STATUS & STATUS_DONE_BIT)) {}
|
|
ch0->STATUS = STATUS_DONE_BIT;
|
|
|
|
// 5. Start IP computation for current group on cur_bank
|
|
*mat_ctrl = ctrl_start[cur_bank];
|
|
|
|
// ★ 6. PRE-FIRE: DMA Ch0 load next group (g+1) → next_bank
|
|
// This runs CONCURRENTLY with IP computation started in step 5!
|
|
if (g < MATMUL_GROUP_NUM - 1) {
|
|
int next_bank = bank ^ 1;
|
|
ch0->SRC_ADDR = EXTRAM_PHYS_AB(g + 1);
|
|
ch0->DST_ADDR = phys_bank_AB[next_bank];
|
|
ch0->LENGTH = 128;
|
|
ch0->CTRL = DMA_CTRL_VAL;
|
|
}
|
|
|
|
// Toggle bank for next iteration
|
|
bank ^= 1;
|
|
}
|
|
|
|
/* ═══════════════════════════════════════════════════════════════
|
|
* EPILOGUE: Flush the final group
|
|
* ═══════════════════════════════════════════════════════════════ */
|
|
|
|
// Wait for last IP computation
|
|
while (!(*mat_status & STATUS_DONE)) {}
|
|
*mat_status = STATUS_DONE;
|
|
|
|
// Wait for previous DMA store and start/complete final store
|
|
while (!(ch1->STATUS & STATUS_DONE_BIT)) {}
|
|
ch1->STATUS = STATUS_DONE_BIT;
|
|
|
|
ch1->SRC_ADDR = phys_bank_C[(MATMUL_GROUP_NUM - 1) % 2];
|
|
ch1->DST_ADDR = EXTRAM_PHYS_C(MATMUL_GROUP_NUM - 1);
|
|
ch1->LENGTH = 192;
|
|
ch1->CTRL = DMA_CTRL_VAL;
|
|
while (!(ch1->STATUS & STATUS_DONE_BIT)) {}
|
|
ch1->STATUS = STATUS_DONE_BIT;
|
|
|
|
/* ── Read hardware CRC32 ──────────────────────────────────── */
|
|
crc = *mat_crc;
|
|
|
|
printf("MATMUL_CRC32=%08lx\n", (unsigned long)crc);
|
|
printf("MATMUL_DONE\n");
|
|
|
|
return 0;
|
|
}
|