This website requires JavaScript.
Explore
Help
Sign In
fallensigh
/
ciciec2026
Archived
Watch
0
Star
0
Fork
0
You've already forked ciciec2026
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
This repository has been archived on
2026-08-21
. You can view files and clone it. You cannot open issues or pull requests or push a commit.
Files
c4f34426e609673f7b11146d56c8c85abd9942f8
ciciec2026
/
rtl
/
ip
History
FallenSigh
c4f34426e6
fix: typo
2026-07-14 22:50:34 +08:00
..
APB_UART
fix: typo
2026-07-14 22:50:34 +08:00
axi_axil_adapter
…
bram0
…
Bus_interconnects
Optimize matmul DMA with chained 256-beat bursts
2026-07-14 20:40:43 +08:00
cdma
Pipeline matmul bank chaining
2026-07-01 22:41:31 +08:00
confreg
Interrupt-driven wait: matmul HWI2 + DMA HWI1 direct CPU lines
2026-06-25 20:03:53 +08:00
DVI
Fix linter: remove placeholder, fix DVI reg declarations
2026-06-24 21:41:05 +08:00
matmul
Optimize matmul DMA with chained 256-beat bursts
2026-07-14 20:40:43 +08:00
mlkem
fix: typo
2026-07-01 21:03:46 +08:00
open-la500
…
PLL_2018_3
…
PLL_2019_2
chore: untrack auto-generated PLL files, add .gitignore
2026-06-30 02:10:29 +08:00
PLL_2023_2
…
ram_wrap
fix: typo
2026-07-14 22:50:34 +08:00
rst_sync
…