This website requires JavaScript.
Explore
Help
Sign In
fallensigh
/
ciciec2026
Archived
Watch
0
Star
0
Fork
0
You've already forked ciciec2026
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
This repository has been archived on
2026-08-21
. You can view files and clone it. You cannot open issues or pull requests or push a commit.
Files
b3c0db19b9917adad0ed52a316147473d0b3c188
ciciec2026
/
rtl
History
FallenSigh
b3c0db19b9
Fix CRC32: use combinational stream_valid (was stuck-high causing repeated processing)
2026-06-25 20:53:56 +08:00
..
ip
Fix CRC32: use combinational stream_valid (was stuck-high causing repeated processing)
2026-06-25 20:53:56 +08:00
config.h
Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC
2026-06-23 01:22:45 +08:00
soc_top.v
Interrupt-driven wait: matmul HWI2 + DMA HWI1 direct CPU lines
2026-06-25 20:03:53 +08:00