236 lines
10 KiB
Plaintext
236 lines
10 KiB
Plaintext
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
|
|
---------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov 6 21:39:14 MST 2019
|
|
| Date : Sun Jul 5 23:45:45 2026
|
|
| Host : fedora running 64-bit unknown
|
|
| Command : report_utilization -file ./vivado_reports_impl/routed_utilization.rpt
|
|
| Design : soc_top
|
|
| Device : 7a200tfbg676-1
|
|
| Design State : Routed
|
|
---------------------------------------------------------------------------------------
|
|
|
|
Utilization Design Information
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. Slice Logic
|
|
1.1 Summary of Registers by Type
|
|
2. Slice Logic Distribution
|
|
3. Memory
|
|
4. DSP
|
|
5. IO and GT Specific
|
|
6. Clocking
|
|
7. Specific Feature
|
|
8. Primitives
|
|
9. Black Boxes
|
|
10. Instantiated Netlists
|
|
|
|
1. Slice Logic
|
|
--------------
|
|
|
|
+----------------------------+-------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+----------------------------+-------+-------+-----------+-------+
|
|
| Slice LUTs | 74191 | 0 | 133800 | 55.45 |
|
|
| LUT as Logic | 72517 | 0 | 133800 | 54.20 |
|
|
| LUT as Memory | 1674 | 0 | 46200 | 3.62 |
|
|
| LUT as Distributed RAM | 628 | 0 | | |
|
|
| LUT as Shift Register | 1046 | 0 | | |
|
|
| Slice Registers | 38619 | 0 | 267600 | 14.43 |
|
|
| Register as Flip Flop | 38619 | 0 | 267600 | 14.43 |
|
|
| Register as Latch | 0 | 0 | 267600 | 0.00 |
|
|
| F7 Muxes | 4261 | 0 | 66900 | 6.37 |
|
|
| F8 Muxes | 1403 | 0 | 33450 | 4.19 |
|
|
+----------------------------+-------+-------+-----------+-------+
|
|
|
|
|
|
1.1 Summary of Registers by Type
|
|
--------------------------------
|
|
|
|
+-------+--------------+-------------+--------------+
|
|
| Total | Clock Enable | Synchronous | Asynchronous |
|
|
+-------+--------------+-------------+--------------+
|
|
| 0 | _ | - | - |
|
|
| 0 | _ | - | Set |
|
|
| 0 | _ | - | Reset |
|
|
| 0 | _ | Set | - |
|
|
| 0 | _ | Reset | - |
|
|
| 0 | Yes | - | - |
|
|
| 101 | Yes | - | Set |
|
|
| 25523 | Yes | - | Reset |
|
|
| 134 | Yes | Set | - |
|
|
| 12861 | Yes | Reset | - |
|
|
+-------+--------------+-------------+--------------+
|
|
|
|
|
|
2. Slice Logic Distribution
|
|
---------------------------
|
|
|
|
+--------------------------------------------+-------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+--------------------------------------------+-------+-------+-----------+-------+
|
|
| Slice | 21994 | 0 | 33450 | 65.75 |
|
|
| SLICEL | 14311 | 0 | | |
|
|
| SLICEM | 7683 | 0 | | |
|
|
| LUT as Logic | 72517 | 0 | 133800 | 54.20 |
|
|
| using O5 output only | 4 | | | |
|
|
| using O6 output only | 58168 | | | |
|
|
| using O5 and O6 | 14345 | | | |
|
|
| LUT as Memory | 1674 | 0 | 46200 | 3.62 |
|
|
| LUT as Distributed RAM | 628 | 0 | | |
|
|
| using O5 output only | 0 | | | |
|
|
| using O6 output only | 60 | | | |
|
|
| using O5 and O6 | 568 | | | |
|
|
| LUT as Shift Register | 1046 | 0 | | |
|
|
| using O5 output only | 2 | | | |
|
|
| using O6 output only | 996 | | | |
|
|
| using O5 and O6 | 48 | | | |
|
|
| Slice Registers | 38619 | 0 | 267600 | 14.43 |
|
|
| Register driven from within the Slice | 24282 | | | |
|
|
| Register driven from outside the Slice | 14337 | | | |
|
|
| LUT in front of the register is unused | 5492 | | | |
|
|
| LUT in front of the register is used | 8845 | | | |
|
|
| Unique Control Sets | 1413 | | 33450 | 4.22 |
|
|
+--------------------------------------------+-------+-------+-----------+-------+
|
|
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.
|
|
|
|
|
|
3. Memory
|
|
---------
|
|
|
|
+-------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------------+------+-------+-----------+-------+
|
|
| Block RAM Tile | 25.5 | 0 | 365 | 6.99 |
|
|
| RAMB36/FIFO* | 10 | 0 | 365 | 2.74 |
|
|
| RAMB36E1 only | 10 | | | |
|
|
| RAMB18 | 31 | 0 | 730 | 4.25 |
|
|
| RAMB18E1 only | 31 | | | |
|
|
+-------------------+------+-------+-----------+-------+
|
|
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
|
|
|
|
|
|
4. DSP
|
|
------
|
|
|
|
+-----------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-----------+------+-------+-----------+-------+
|
|
| DSPs | 0 | 0 | 740 | 0.00 |
|
|
+-----------+------+-------+-----------+-------+
|
|
|
|
|
|
5. IO and GT Specific
|
|
---------------------
|
|
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
| Bonded IOB | 202 | 202 | 400 | 50.50 |
|
|
| IOB Master Pads | 97 | | | |
|
|
| IOB Slave Pads | 102 | | | |
|
|
| Bonded IPADs | 0 | 0 | 26 | 0.00 |
|
|
| Bonded OPADs | 0 | 0 | 16 | 0.00 |
|
|
| PHY_CONTROL | 0 | 0 | 10 | 0.00 |
|
|
| PHASER_REF | 0 | 0 | 10 | 0.00 |
|
|
| OUT_FIFO | 0 | 0 | 40 | 0.00 |
|
|
| IN_FIFO | 0 | 0 | 40 | 0.00 |
|
|
| IDELAYCTRL | 0 | 0 | 10 | 0.00 |
|
|
| IBUFDS | 0 | 0 | 384 | 0.00 |
|
|
| GTPE2_CHANNEL | 0 | 0 | 8 | 0.00 |
|
|
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 40 | 0.00 |
|
|
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 40 | 0.00 |
|
|
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 500 | 0.00 |
|
|
| IBUFDS_GTE2 | 0 | 0 | 4 | 0.00 |
|
|
| ILOGIC | 0 | 0 | 400 | 0.00 |
|
|
| OLOGIC | 0 | 0 | 400 | 0.00 |
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
|
|
|
|
6. Clocking
|
|
-----------
|
|
|
|
+------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+------------+------+-------+-----------+-------+
|
|
| BUFGCTRL | 5 | 0 | 32 | 15.63 |
|
|
| BUFIO | 0 | 0 | 40 | 0.00 |
|
|
| MMCME2_ADV | 0 | 0 | 10 | 0.00 |
|
|
| PLLE2_ADV | 1 | 0 | 10 | 10.00 |
|
|
| BUFMRCE | 0 | 0 | 20 | 0.00 |
|
|
| BUFHCE | 0 | 0 | 120 | 0.00 |
|
|
| BUFR | 0 | 0 | 40 | 0.00 |
|
|
+------------+------+-------+-----------+-------+
|
|
|
|
|
|
7. Specific Feature
|
|
-------------------
|
|
|
|
+-------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------+------+-------+-----------+-------+
|
|
| BSCANE2 | 0 | 0 | 4 | 0.00 |
|
|
| CAPTUREE2 | 0 | 0 | 1 | 0.00 |
|
|
| DNA_PORT | 0 | 0 | 1 | 0.00 |
|
|
| EFUSE_USR | 0 | 0 | 1 | 0.00 |
|
|
| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
|
|
| ICAPE2 | 0 | 0 | 2 | 0.00 |
|
|
| PCIE_2_1 | 0 | 0 | 1 | 0.00 |
|
|
| STARTUPE2 | 0 | 0 | 1 | 0.00 |
|
|
| XADC | 0 | 0 | 1 | 0.00 |
|
|
+-------------+------+-------+-----------+-------+
|
|
|
|
|
|
8. Primitives
|
|
-------------
|
|
|
|
+-----------+-------+---------------------+
|
|
| Ref Name | Used | Functional Category |
|
|
+-----------+-------+---------------------+
|
|
| LUT6 | 35769 | LUT |
|
|
| FDCE | 25523 | Flop & Latch |
|
|
| LUT5 | 15462 | LUT |
|
|
| LUT3 | 13062 | LUT |
|
|
| FDRE | 12861 | Flop & Latch |
|
|
| LUT4 | 12795 | LUT |
|
|
| LUT2 | 9006 | LUT |
|
|
| MUXF7 | 4261 | MuxFx |
|
|
| CARRY4 | 3590 | CarryLogic |
|
|
| MUXF8 | 1403 | MuxFx |
|
|
| SRLC32E | 992 | Distributed Memory |
|
|
| RAMD32 | 892 | Distributed Memory |
|
|
| LUT1 | 768 | LUT |
|
|
| RAMS32 | 272 | Distributed Memory |
|
|
| FDSE | 134 | Flop & Latch |
|
|
| IBUF | 104 | IO |
|
|
| SRL16E | 102 | Distributed Memory |
|
|
| FDPE | 101 | Flop & Latch |
|
|
| OBUF | 98 | IO |
|
|
| OBUFT | 66 | IO |
|
|
| RAMD64E | 32 | Distributed Memory |
|
|
| RAMB18E1 | 31 | Block Memory |
|
|
| RAMB36E1 | 10 | Block Memory |
|
|
| BUFG | 5 | Clock |
|
|
| PLLE2_ADV | 1 | Clock |
|
|
+-----------+-------+---------------------+
|
|
|
|
|
|
9. Black Boxes
|
|
--------------
|
|
|
|
+----------+------+
|
|
| Ref Name | Used |
|
|
+----------+------+
|
|
|
|
|
|
10. Instantiated Netlists
|
|
-------------------------
|
|
|
|
+----------+------+
|
|
| Ref Name | Used |
|
|
+----------+------+
|
|
| clk_pll | 1 |
|
|
+----------+------+
|
|
|
|
|