fallensigh/ciciec2026
Archived
0
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Track .xci/.xcix/.xdc as source files; drop Vivado-generated stubs/netlists

Browse Source
This commit is contained in:
FallenSigh
2026-06-23 01:33:56 +08:00
parent fbc993b846
commit fe8eff0aa0
12 changed files with 2723 additions and 453 deletions
Download Patch File Download Diff File Expand all files Collapse all files

32
rtl/ip/PLL_2019_2/clk_pll_stub.vhdl
View File

@@ -1,32 +0,0 @@
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov 6 21:39:14 MST 2019
-- Date : Tue Jun 23 00:27:14 2026
-- Host : fedora running 64-bit unknown
-- Command : write_vhdl -force -mode synth_stub
-- /home/fallensigh/Dev/ciciec2026_loongson_regional/rtl/ip/PLL_2019_2/clk_pll_stub.vhdl
-- Design : clk_pll
-- Purpose : Stub declaration of top-level module interface
-- Device : xc7a200tfbg676-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity clk_pll is
Port (
cpu_clk : out STD_LOGIC;
sys_clk : out STD_LOGIC;
resetn : in STD_LOGIC;
locked : out STD_LOGIC;
clk_in1 : in STD_LOGIC
);
end clk_pll;
architecture stub of clk_pll is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "cpu_clk,sys_clk,resetn,locked,clk_in1";
begin
end;