update system design report

This commit is contained in:
2026-07-15 11:09:57 +08:00
parent c4d36515cc
commit fe20f28a72
46 changed files with 35507 additions and 1285 deletions

View File

@@ -0,0 +1,5 @@
Evidence generated from implemented design.
Vivado version: 2019.2
Project: C:/Users/11747/Desktop/ciciec2026/fpga/project/Loongson_Soc.xpr
Git revision: d45646342b79cefbc30775b5045e34c1f0d26ad6
Generated at: 2026-07-15 05:09:50 +0800