update reports & add mlkem cdc test result & update pll
This commit is contained in:
@@ -1,13 +1,17 @@
|
||||
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
|
||||
------------------------------------------------------------------------------------------------
|
||||
--------------------------------------------------------------------------------------------------------------------------------------
|
||||
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov 6 21:39:14 MST 2019
|
||||
| Date : Wed Jul 8 03:34:05 2026
|
||||
<<<<<<< Updated upstream
|
||||
| Date : Fri Jul 10 04:14:47 2026
|
||||
=======
|
||||
| Date : Sat Jul 11 09:20:51 2026
|
||||
>>>>>>> Stashed changes
|
||||
| Host : fedora running 64-bit unknown
|
||||
| Command : report_utilization -file /home/fallensigh/vivado_reports_nodsp/utilization.rpt
|
||||
| Command : report_utilization -file /home/fallensigh/Dev/ciciec2026_loongson_regional/fpga/vivado_reports_nodsp/utilization.rpt
|
||||
| Design : soc_top
|
||||
| Device : 7a200tfbg676-1
|
||||
| Design State : Routed
|
||||
------------------------------------------------------------------------------------------------
|
||||
--------------------------------------------------------------------------------------------------------------------------------------
|
||||
|
||||
Utilization Design Information
|
||||
|
||||
@@ -31,16 +35,29 @@ Table of Contents
|
||||
+----------------------------+-------+-------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Available | Util% |
|
||||
+----------------------------+-------+-------+-----------+-------+
|
||||
| Slice LUTs | 60995 | 0 | 133800 | 45.59 |
|
||||
| LUT as Logic | 59140 | 0 | 133800 | 44.20 |
|
||||
| LUT as Memory | 1855 | 0 | 46200 | 4.02 |
|
||||
| LUT as Distributed RAM | 740 | 0 | | |
|
||||
<<<<<<< Updated upstream
|
||||
| Slice LUTs | 71196 | 0 | 133800 | 53.21 |
|
||||
| LUT as Logic | 69453 | 0 | 133800 | 51.91 |
|
||||
| LUT as Memory | 1743 | 0 | 46200 | 3.77 |
|
||||
| LUT as Distributed RAM | 628 | 0 | | |
|
||||
| LUT as Shift Register | 1115 | 0 | | |
|
||||
| Slice Registers | 39931 | 0 | 267600 | 14.92 |
|
||||
| Register as Flip Flop | 39931 | 0 | 267600 | 14.92 |
|
||||
| Slice Registers | 39690 | 0 | 267600 | 14.83 |
|
||||
| Register as Flip Flop | 39690 | 0 | 267600 | 14.83 |
|
||||
| Register as Latch | 0 | 0 | 267600 | 0.00 |
|
||||
| F7 Muxes | 4480 | 0 | 66900 | 6.70 |
|
||||
| F8 Muxes | 1556 | 0 | 33450 | 4.65 |
|
||||
| F7 Muxes | 4565 | 0 | 66900 | 6.82 |
|
||||
| F8 Muxes | 1520 | 0 | 33450 | 4.54 |
|
||||
=======
|
||||
| Slice LUTs | 55066 | 0 | 133800 | 41.16 |
|
||||
| LUT as Logic | 53158 | 0 | 133800 | 39.73 |
|
||||
| LUT as Memory | 1908 | 0 | 46200 | 4.13 |
|
||||
| LUT as Distributed RAM | 740 | 0 | | |
|
||||
| LUT as Shift Register | 1168 | 0 | | |
|
||||
| Slice Registers | 31000 | 0 | 267600 | 11.58 |
|
||||
| Register as Flip Flop | 31000 | 0 | 267600 | 11.58 |
|
||||
| Register as Latch | 0 | 0 | 267600 | 0.00 |
|
||||
| F7 Muxes | 2130 | 0 | 66900 | 3.18 |
|
||||
| F8 Muxes | 319 | 0 | 33450 | 0.95 |
|
||||
>>>>>>> Stashed changes
|
||||
+----------------------------+-------+-------+-----------+-------+
|
||||
|
||||
|
||||
@@ -57,9 +74,15 @@ Table of Contents
|
||||
| 0 | _ | Reset | - |
|
||||
| 0 | Yes | - | - |
|
||||
| 24 | Yes | - | Set |
|
||||
| 26637 | Yes | - | Reset |
|
||||
<<<<<<< Updated upstream
|
||||
| 26562 | Yes | - | Reset |
|
||||
| 139 | Yes | Set | - |
|
||||
| 13131 | Yes | Reset | - |
|
||||
| 12965 | Yes | Reset | - |
|
||||
=======
|
||||
| 17683 | Yes | - | Reset |
|
||||
| 126 | Yes | Set | - |
|
||||
| 13167 | Yes | Reset | - |
|
||||
>>>>>>> Stashed changes
|
||||
+-------+--------------+-------------+--------------+
|
||||
|
||||
|
||||
@@ -69,28 +92,53 @@ Table of Contents
|
||||
+--------------------------------------------+-------+-------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Available | Util% |
|
||||
+--------------------------------------------+-------+-------+-----------+-------+
|
||||
| Slice | 20066 | 0 | 33450 | 59.99 |
|
||||
| SLICEL | 13210 | 0 | | |
|
||||
| SLICEM | 6856 | 0 | | |
|
||||
| LUT as Logic | 59140 | 0 | 133800 | 44.20 |
|
||||
<<<<<<< Updated upstream
|
||||
| Slice | 21289 | 0 | 33450 | 63.64 |
|
||||
| SLICEL | 13965 | 0 | | |
|
||||
| SLICEM | 7324 | 0 | | |
|
||||
| LUT as Logic | 69453 | 0 | 133800 | 51.91 |
|
||||
| using O5 output only | 2 | | | |
|
||||
| using O6 output only | 49931 | | | |
|
||||
| using O5 and O6 | 9207 | | | |
|
||||
| LUT as Memory | 1855 | 0 | 46200 | 4.02 |
|
||||
| LUT as Distributed RAM | 740 | 0 | | |
|
||||
| using O6 output only | 57661 | | | |
|
||||
| using O5 and O6 | 11790 | | | |
|
||||
| LUT as Memory | 1743 | 0 | 46200 | 3.77 |
|
||||
| LUT as Distributed RAM | 628 | 0 | | |
|
||||
| using O5 output only | 0 | | | |
|
||||
| using O6 output only | 60 | | | |
|
||||
| using O5 and O6 | 680 | | | |
|
||||
| using O5 and O6 | 568 | | | |
|
||||
| LUT as Shift Register | 1115 | 0 | | |
|
||||
| using O5 output only | 47 | | | |
|
||||
| using O6 output only | 1008 | | | |
|
||||
| using O5 and O6 | 60 | | | |
|
||||
| Slice Registers | 39931 | 0 | 267600 | 14.92 |
|
||||
| Register driven from within the Slice | 20433 | | | |
|
||||
| Register driven from outside the Slice | 19498 | | | |
|
||||
| LUT in front of the register is unused | 10788 | | | |
|
||||
| LUT in front of the register is used | 8710 | | | |
|
||||
| Unique Control Sets | 1304 | | 33450 | 3.90 |
|
||||
| Slice Registers | 39690 | 0 | 267600 | 14.83 |
|
||||
| Register driven from within the Slice | 24917 | | | |
|
||||
| Register driven from outside the Slice | 14773 | | | |
|
||||
| LUT in front of the register is unused | 6243 | | | |
|
||||
| LUT in front of the register is used | 8530 | | | |
|
||||
| Unique Control Sets | 1278 | | 33450 | 3.82 |
|
||||
=======
|
||||
| Slice | 17126 | 0 | 33450 | 51.20 |
|
||||
| SLICEL | 11119 | 0 | | |
|
||||
| SLICEM | 6007 | 0 | | |
|
||||
| LUT as Logic | 53158 | 0 | 133800 | 39.73 |
|
||||
| using O5 output only | 5 | | | |
|
||||
| using O6 output only | 42769 | | | |
|
||||
| using O5 and O6 | 10384 | | | |
|
||||
| LUT as Memory | 1908 | 0 | 46200 | 4.13 |
|
||||
| LUT as Distributed RAM | 740 | 0 | | |
|
||||
| using O5 output only | 0 | | | |
|
||||
| using O6 output only | 60 | | | |
|
||||
| using O5 and O6 | 680 | | | |
|
||||
| LUT as Shift Register | 1168 | 0 | | |
|
||||
| using O5 output only | 123 | | | |
|
||||
| using O6 output only | 997 | | | |
|
||||
| using O5 and O6 | 48 | | | |
|
||||
| Slice Registers | 31000 | 0 | 267600 | 11.58 |
|
||||
| Register driven from within the Slice | 16668 | | | |
|
||||
| Register driven from outside the Slice | 14332 | | | |
|
||||
| LUT in front of the register is unused | 5924 | | | |
|
||||
| LUT in front of the register is used | 8408 | | | |
|
||||
| Unique Control Sets | 930 | | 33450 | 2.78 |
|
||||
>>>>>>> Stashed changes
|
||||
+--------------------------------------------+-------+-------+-----------+-------+
|
||||
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.
|
||||
|
||||
@@ -101,11 +149,19 @@ Table of Contents
|
||||
+-------------------+------+-------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Available | Util% |
|
||||
+-------------------+------+-------+-----------+-------+
|
||||
| Block RAM Tile | 23.5 | 0 | 365 | 6.44 |
|
||||
| RAMB36/FIFO* | 8 | 0 | 365 | 2.19 |
|
||||
| RAMB36E1 only | 8 | | | |
|
||||
<<<<<<< Updated upstream
|
||||
| Block RAM Tile | 25.5 | 0 | 365 | 6.99 |
|
||||
| RAMB36/FIFO* | 10 | 0 | 365 | 2.74 |
|
||||
| RAMB36E1 only | 10 | | | |
|
||||
| RAMB18 | 31 | 0 | 730 | 4.25 |
|
||||
| RAMB18E1 only | 31 | | | |
|
||||
=======
|
||||
| Block RAM Tile | 29.5 | 0 | 365 | 8.08 |
|
||||
| RAMB36/FIFO* | 10 | 0 | 365 | 2.74 |
|
||||
| RAMB36E1 only | 10 | | | |
|
||||
| RAMB18 | 39 | 0 | 730 | 5.34 |
|
||||
| RAMB18E1 only | 39 | | | |
|
||||
>>>>>>> Stashed changes
|
||||
+-------------------+------+-------+-----------+-------+
|
||||
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
|
||||
|
||||
@@ -113,12 +169,11 @@ Table of Contents
|
||||
4. DSP
|
||||
------
|
||||
|
||||
+----------------+------+-------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Available | Util% |
|
||||
+----------------+------+-------+-----------+-------+
|
||||
| DSPs | 16 | 0 | 740 | 2.16 |
|
||||
| DSP48E1 only | 16 | | | |
|
||||
+----------------+------+-------+-----------+-------+
|
||||
+-----------+------+-------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Available | Util% |
|
||||
+-----------+------+-------+-----------+-------+
|
||||
| DSPs | 0 | 0 | 740 | 0.00 |
|
||||
+-----------+------+-------+-----------+-------+
|
||||
|
||||
|
||||
5. IO and GT Specific
|
||||
@@ -154,7 +209,7 @@ Table of Contents
|
||||
+------------+------+-------+-----------+-------+
|
||||
| Site Type | Used | Fixed | Available | Util% |
|
||||
+------------+------+-------+-----------+-------+
|
||||
| BUFGCTRL | 4 | 0 | 32 | 12.50 |
|
||||
| BUFGCTRL | 3 | 0 | 32 | 9.38 |
|
||||
| BUFIO | 0 | 0 | 40 | 0.00 |
|
||||
| MMCME2_ADV | 0 | 0 | 10 | 0.00 |
|
||||
| PLLE2_ADV | 1 | 0 | 10 | 10.00 |
|
||||
@@ -188,31 +243,53 @@ Table of Contents
|
||||
+-----------+-------+---------------------+
|
||||
| Ref Name | Used | Functional Category |
|
||||
+-----------+-------+---------------------+
|
||||
| LUT6 | 35413 | LUT |
|
||||
| FDCE | 26637 | Flop & Latch |
|
||||
| FDRE | 13131 | Flop & Latch |
|
||||
| LUT3 | 9384 | LUT |
|
||||
| LUT5 | 8477 | LUT |
|
||||
| LUT4 | 7294 | LUT |
|
||||
| LUT2 | 6978 | LUT |
|
||||
| MUXF7 | 4480 | MuxFx |
|
||||
| CARRY4 | 2859 | CarryLogic |
|
||||
| MUXF8 | 1556 | MuxFx |
|
||||
| RAMD32 | 1060 | Distributed Memory |
|
||||
<<<<<<< Updated upstream
|
||||
| LUT6 | 37981 | LUT |
|
||||
| FDCE | 26562 | Flop & Latch |
|
||||
| FDRE | 12965 | Flop & Latch |
|
||||
| LUT5 | 12781 | LUT |
|
||||
| LUT4 | 10316 | LUT |
|
||||
| LUT3 | 10135 | LUT |
|
||||
| LUT2 | 9228 | LUT |
|
||||
| MUXF7 | 4565 | MuxFx |
|
||||
| CARRY4 | 3546 | CarryLogic |
|
||||
| MUXF8 | 1520 | MuxFx |
|
||||
| SRLC32E | 992 | Distributed Memory |
|
||||
| LUT1 | 801 | LUT |
|
||||
| RAMS32 | 328 | Distributed Memory |
|
||||
| RAMD32 | 892 | Distributed Memory |
|
||||
| LUT1 | 802 | LUT |
|
||||
| RAMS32 | 272 | Distributed Memory |
|
||||
| SRL16E | 183 | Distributed Memory |
|
||||
| FDSE | 139 | Flop & Latch |
|
||||
=======
|
||||
| LUT6 | 26800 | LUT |
|
||||
| FDCE | 17683 | Flop & Latch |
|
||||
| FDRE | 13167 | Flop & Latch |
|
||||
| LUT3 | 10370 | LUT |
|
||||
| LUT4 | 8684 | LUT |
|
||||
| LUT2 | 8543 | LUT |
|
||||
| LUT5 | 8274 | LUT |
|
||||
| CARRY4 | 3669 | CarryLogic |
|
||||
| MUXF7 | 2130 | MuxFx |
|
||||
| RAMD32 | 1060 | Distributed Memory |
|
||||
| SRLC32E | 992 | Distributed Memory |
|
||||
| LUT1 | 871 | LUT |
|
||||
| RAMS32 | 328 | Distributed Memory |
|
||||
| MUXF8 | 319 | MuxFx |
|
||||
| SRL16E | 224 | Distributed Memory |
|
||||
| FDSE | 126 | Flop & Latch |
|
||||
>>>>>>> Stashed changes
|
||||
| IBUF | 104 | IO |
|
||||
| OBUF | 98 | IO |
|
||||
| OBUFT | 66 | IO |
|
||||
| RAMB18E1 | 39 | Block Memory |
|
||||
| RAMD64E | 32 | Distributed Memory |
|
||||
| RAMB18E1 | 31 | Block Memory |
|
||||
| FDPE | 24 | Flop & Latch |
|
||||
| DSP48E1 | 16 | Block Arithmetic |
|
||||
| RAMB36E1 | 8 | Block Memory |
|
||||
| RAMB36E1 | 10 | Block Memory |
|
||||
<<<<<<< Updated upstream
|
||||
| BUFG | 3 | Clock |
|
||||
=======
|
||||
| BUFG | 4 | Clock |
|
||||
>>>>>>> Stashed changes
|
||||
| PLLE2_ADV | 1 | Clock |
|
||||
+-----------+-------+---------------------+
|
||||
|
||||
|
||||
Reference in New Issue
Block a user