fallensigh/ciciec2026
Archived
0
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge branch 'main' into no-fft

Browse Source
This commit is contained in:
FallenSigh
2026-06-24 21:41:50 +08:00
parent 5ee2833a2b bbdc1fd7fe
commit 2edf058e97
1 changed files with 19 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

25
rtl/ip/matmul/matmul_axi_slave.v
View File

@@ -71,6 +71,8 @@ reg busy;
reg done;
reg error;
reg [3:0] calc_index;
reg [65:0] partial; // pipeline register for 2-stage multiplier
reg pipe_valid; // partial has valid data
wire write_fire;
wire start_fire;
@@ -288,14 +290,25 @@ always @(posedge clk) begin
done <= 1'b0;
error <= 1'b0;
calc_index <= 4'd0;
pipe_valid <= 1'b0;
end else if (busy) begin
c_data[calc_index] <= calc_c_element(calc_index);
if (calc_index == 4'd15) begin
busy <= 1'b0;
done <= 1'b1;
calc_index <= 4'd0;
if (!pipe_valid) begin
// Stage 1: compute element, store in partial
partial <= calc_c_element(calc_index);
pipe_valid <= 1'b1;
end else begin
calc_index <= calc_index + 4'd1;
// Stage 2: store partial into c_data, advance
c_data[calc_index] <= partial;
pipe_valid <= 1'b0;
if (calc_index == 4'd15) begin
busy <= 1'b0;
done <= 1'b1;
calc_index <= 4'd0;
partial <= 66'b0;
pipe_valid <= 1'b0;
end else begin
calc_index <= calc_index + 4'd1;
end
end
end
end