Add ST_N stage: forward NTT (ntt_core mode=0, no scaling) of s[0],s[1], e[0],e[1] in place (slots S0,S1,E0,E1). Per slot: stream 256 coeffs into ntt_core during LOAD, collect 256 outputs back to same slot. n_pending waits for core IDLE between slots. Verified vs ml-kem-r golden: 1024/1024 shat/ehat coeffs exact (17318 cyc).
58 lines
2.4 KiB
Verilog
58 lines
2.4 KiB
Verilog
// tb_mlkem_kg_2d_xsim.v - Stage 2d: verify forward NTT of s/e in mlkem_top.
|
|
// After ST_N, slots S0,S1,E0,E1 must hold shat_0,shat_1,ehat_0,ehat_1.
|
|
// Golden: kg_c000_sehat.hex (4 polys x 256 = 1024 lines, mod-q).
|
|
`timescale 1ns/1ps
|
|
module tb_mlkem_kg_2d_xsim;
|
|
reg clk=0, rst_n=0, start_i=0;
|
|
reg [255:0] d_i, z_i=0;
|
|
wire busy_o, done_o;
|
|
reg [3:0] dbg_slot_i=0; reg [7:0] dbg_idx_i=0; wire [11:0] dbg_coeff_o;
|
|
wire [255:0] dbg_rho_o, dbg_sigma_o;
|
|
|
|
mlkem_top #(.K(2)) dut (
|
|
.clk(clk), .rst_n(rst_n), .d_i(d_i), .z_i(z_i), .start_i(start_i),
|
|
.busy_o(busy_o), .done_o(done_o),
|
|
.dbg_slot_i(dbg_slot_i), .dbg_idx_i(dbg_idx_i), .dbg_coeff_o(dbg_coeff_o),
|
|
.dbg_rho_o(dbg_rho_o), .dbg_sigma_o(dbg_sigma_o)
|
|
);
|
|
always #5 clk = ~clk;
|
|
|
|
localparam [255:0] D_LIT = 256'h2426f1941779574d3f1b163bd57f7e173e229e630ec7f7073bdf365137c4bb6d;
|
|
|
|
reg [11:0] gold [0:1023];
|
|
reg [3:0] slot_of [0:3]; // S0,S1,E0,E1
|
|
integer c, p, idx, errors, gi;
|
|
|
|
initial begin
|
|
$readmemh("sync_rtl/top/TB/vectors/kg_c000_sehat.hex", gold);
|
|
slot_of[0]=4'd4; slot_of[1]=4'd5; slot_of[2]=4'd6; slot_of[3]=4'd7;
|
|
|
|
d_i = D_LIT;
|
|
rst_n=0; repeat(4) @(posedge clk); rst_n=1; @(posedge clk);
|
|
start_i=1; @(posedge clk); start_i=0;
|
|
c=0; while(!done_o && c<300000) begin @(posedge clk); c=c+1; end
|
|
if(!done_o) begin $display("FAIL: timeout after %0d cyc", c); $finish; end
|
|
$display("=== Stage 2d: NTT(s/e) -> shat/ehat === done in %0d cyc", c);
|
|
|
|
errors = 0;
|
|
for (p = 0; p < 4; p = p + 1) begin
|
|
for (idx = 0; idx < 256; idx = idx + 1) begin
|
|
dbg_slot_i = slot_of[p];
|
|
dbg_idx_i = idx[7:0];
|
|
@(posedge clk); @(posedge clk);
|
|
gi = p*256 + idx;
|
|
if (dbg_coeff_o !== gold[gi]) begin
|
|
if (errors < 8)
|
|
$display(" MISMATCH slot%0d[%0d]: got=%03x exp=%03x",
|
|
slot_of[p], idx, dbg_coeff_o, gold[gi]);
|
|
errors = errors + 1;
|
|
end
|
|
end
|
|
end
|
|
if (errors == 0) $display("ALL TESTS PASSED (1024/1024 shat/ehat coeffs)");
|
|
else $display("TESTS FAILED: %0d mismatches", errors);
|
|
$finish;
|
|
end
|
|
initial begin #10000000; $display("FAIL: global timeout"); $finish; end
|
|
endmodule
|