FallenSigh
8fdf944555
- sync_rtl/common/: skid_buffer, pipeline_reg, defines (valid/ready) - sync_rtl/mod_add/: modular adder example with Verilator C++ TB - test_framework/: Python-driven Verilator compile/sim/compare pipeline - test_framework/modules/mod_add/: 50-vector test plan, full鏈路 PASS - .trellis/spec/: RTL and test_framework conventions documented
13 lines
598 B
Makefile
13 lines
598 B
Makefile
verilated.o: /usr/share/verilator/include/verilated.cpp \
|
|
/usr/share/verilator/include/verilated_config.h \
|
|
/usr/share/verilator/include/verilatedos.h \
|
|
/usr/share/verilator/include/verilated_imp.h \
|
|
/usr/share/verilator/include/verilated.h \
|
|
/usr/share/verilator/include/verilated_types.h \
|
|
/usr/share/verilator/include/verilated_funcs.h \
|
|
/usr/share/verilator/include/verilated_syms.h \
|
|
/usr/share/verilator/include/verilated_sym_props.h \
|
|
/usr/share/verilator/include/verilated_threads.h \
|
|
/usr/share/verilator/include/verilated_trace.h \
|
|
/usr/share/verilator/include/verilatedos_c.h
|