reason: RTL conventions: clock 10ns, valid/ready timing, pipeline_reg behavior


reason: XSIM TB conventions: TCL format, part-select, timing