feat(tb): add Vivado XSIM Verilog testbenches for all 10 sync modules

Add file-based vector testbenches ( + ) for:
- mod_add_sync, rng_sync, poly_arith_sync, comp_decomp_sync
- s_bram/sd_bram, sha3_chain_top
- ntt_core, poly_mul_sync
- sample_cbd_sync, sample_ntt_sync

Each module includes:
- tb_<module>_xsim.v: Vivado XSIM testbench
- gen_vectors.py: Python vector generator (stdlib only)
- vectors/<module>_input.hex: test input vectors
- xsim_run.tcl: compile + elaborate + simulate script

sync_rtl/comp_decomp/TB/vectors/comp_decomp_input.hex

@@ -0,0 +1,135 @@
+00000020
+00000120
+000D0020
+0053E820
+00A7D020
+00868020
+00002A20
+000D0020
+00000020
+0021F420
+0053E820
+0075DC20
+00A7D020
+00C9C420
+00EBB820
+000D0020
+00000028
+00000128
+000D0028
+00A3E828
+0137D028
+01068028
+00002A28
+000D0028
+00000028
+0051F428
+00A3E828
+00E5DC28
+0137D028
+0189C428
+01DBB828
+000D0028
+00000050
+00000150
+000D0050
+1343E850
+2677D050
+20068050
+00D02A50
+000D0050
+00000050
+09A1F450
+1343E850
+1CD5DC50
+2677D050
+3019C450
+39BBB850
+000D0050
+00000058
+00100158
+7FFD0058
+2673E858
+4CE7D058
+40068058
+01A02A58
+7FFD0058
+00000058
+1341F458
+2673E858
+39B5DC58
+4CE7D058
+6029C458
+736BB858
+7FFD0058
+00000024
+C3100F24
+5B000724
+4E000624
+68100824
+00000024
+0D000124
+1A000224
+27000324
+34000424
+41000524
+4E000624
+5B000724
+68100824
+75100924
+82100A24
+8F100B24
+9C100C24
+A9100D24
+B6100E24
+C3100F24
+0000002C
+C9901F2C
+61800F2C
+5B000E2C
+6810102C
+0000002C
+1380032C
+2700062C
+3A80092C
+4E000C2C
+61800F2C
+7510122C
+8890152C
+9C10182C
+AF901B2C
+C3101E2C
+00000054
+CFE3FF54
+67D1FF54
+67A1FE54
+68120054
+00000054
+19D07F54
+33A0FE54
+4D717D54
+6731FC54
+81027B54
+9AD2FA54
+B4A37954
+CE73F854
+0000005C
+CFF7FF5C
+67F3FF5C
+67D3FE5C
+6814005C
+0000005C
+19E0FF5C
+33D1FE5C
+4DB2FD5C
+67A3FC5C
+8184FB5C
+9B75FA5C
+B556F95C
+CF47F85C
+00000008
+000D0008
+0000000C
+6810010C
+00000060
+FFFD0060