fallensigh/mlkem-sync
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

chore: add .gitignore, remove build artifacts and pycache from tracking

Browse Source
This commit is contained in:
FallenSigh
2026-06-24 19:43:46 +08:00
parent a293e20d51
commit 94783441b4
60 changed files with 0 additions and 2255 deletions
Download Patch File Download Diff File Expand all files Collapse all files

BIN
test_framework/__pycache__/run_all.cpython-313.pyc
View File

Binary file not shown.

BIN
test_framework/lib/__pycache__/__init__.cpython-313.pyc
View File

Binary file not shown.

BIN
test_framework/lib/__pycache__/reporter.cpython-313.pyc
View File

Binary file not shown.

BIN
test_framework/lib/__pycache__/result_checker.cpython-313.pyc
View File

Binary file not shown.

BIN
test_framework/lib/__pycache__/sim_controller.cpython-313.pyc
View File

Binary file not shown.

BIN
test_framework/lib/__pycache__/test_runner.cpython-313.pyc
View File

Binary file not shown.

BIN
test_framework/lib/__pycache__/vector_gen.cpython-313.pyc
View File

Binary file not shown.

BIN
test_framework/modules/mod_add/__pycache__/gen_vectors.cpython-313.pyc
View File

Binary file not shown.

BIN
test_framework/modules/mod_add/obj_dir/Vmod_add_sync
View File

Binary file not shown.

104
test_framework/modules/mod_add/obj_dir/Vmod_add_sync.cpp
View File

@@ -1,104 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Model implementation (design independent parts)
#include "Vmod_add_sync__pch.h"
//============================================================
// Constructors
Vmod_add_sync::Vmod_add_sync(VerilatedContext* _vcontextp__, const char* _vcname__)
: VerilatedModel{*_vcontextp__}
, vlSymsp{new Vmod_add_sync__Syms(contextp(), _vcname__, this)}
, clk{vlSymsp->TOP.clk}
, rst_n{vlSymsp->TOP.rst_n}
, valid_i{vlSymsp->TOP.valid_i}
, ready_o{vlSymsp->TOP.ready_o}
, valid_o{vlSymsp->TOP.valid_o}
, ready_i{vlSymsp->TOP.ready_i}
, a{vlSymsp->TOP.a}
, b{vlSymsp->TOP.b}
, sum{vlSymsp->TOP.sum}
, rootp{&(vlSymsp->TOP)}
{
// Register model with the context
contextp()->addModel(this);
}
Vmod_add_sync::Vmod_add_sync(const char* _vcname__)
: Vmod_add_sync(Verilated::threadContextp(), _vcname__)
{
}
//============================================================
// Destructor
Vmod_add_sync::~Vmod_add_sync() {
delete vlSymsp;
}
//============================================================
// Evaluation function
#ifdef VL_DEBUG
void Vmod_add_sync___024root___eval_debug_assertions(Vmod_add_sync___024root* vlSelf);
#endif // VL_DEBUG
void Vmod_add_sync___024root___eval_static(Vmod_add_sync___024root* vlSelf);
void Vmod_add_sync___024root___eval_initial(Vmod_add_sync___024root* vlSelf);
void Vmod_add_sync___024root___eval_settle(Vmod_add_sync___024root* vlSelf);
void Vmod_add_sync___024root___eval(Vmod_add_sync___024root* vlSelf);
void Vmod_add_sync::eval_step() {
VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate Vmod_add_sync::eval_step\n"); );
#ifdef VL_DEBUG
// Debug assertions
Vmod_add_sync___024root___eval_debug_assertions(&(vlSymsp->TOP));
#endif // VL_DEBUG
vlSymsp->__Vm_deleter.deleteAll();
if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Initial\n"););
Vmod_add_sync___024root___eval_static(&(vlSymsp->TOP));
Vmod_add_sync___024root___eval_initial(&(vlSymsp->TOP));
Vmod_add_sync___024root___eval_settle(&(vlSymsp->TOP));
vlSymsp->__Vm_didInit = true;
}
VL_DEBUG_IF(VL_DBG_MSGF("+ Eval\n"););
Vmod_add_sync___024root___eval(&(vlSymsp->TOP));
// Evaluate cleanup
Verilated::endOfEval(vlSymsp->__Vm_evalMsgQp);
}
//============================================================
// Events and timing
bool Vmod_add_sync::eventsPending() { return false; }
uint64_t Vmod_add_sync::nextTimeSlot() {
VL_FATAL_MT(__FILE__, __LINE__, "", "No delays in the design");
return 0;
}
//============================================================
// Utilities
const char* Vmod_add_sync::name() const {
return vlSymsp->name();
}
//============================================================
// Invoke final blocks
void Vmod_add_sync___024root___eval_final(Vmod_add_sync___024root* vlSelf);
VL_ATTR_COLD void Vmod_add_sync::final() {
Vmod_add_sync___024root___eval_final(&(vlSymsp->TOP));
}
//============================================================
// Implementations of abstract methods from VerilatedModel
const char* Vmod_add_sync::hierName() const { return vlSymsp->name(); }
const char* Vmod_add_sync::modelName() const { return "Vmod_add_sync"; }
unsigned Vmod_add_sync::threads() const { return 1; }
void Vmod_add_sync::prepareClone() const { contextp()->prepareClone(); }
void Vmod_add_sync::atClone() const {
contextp()->threadPoolpOnClone();
}

96
test_framework/modules/mod_add/obj_dir/Vmod_add_sync.h
View File

@@ -1,96 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary model header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.
#ifndef VERILATED_VMOD_ADD_SYNC_H_
#define VERILATED_VMOD_ADD_SYNC_H_ // guard
#include "verilated.h"
class Vmod_add_sync__Syms;
class Vmod_add_sync___024root;
// This class is the main interface to the Verilated model
class alignas(VL_CACHE_LINE_BYTES) Vmod_add_sync VL_NOT_FINAL : public VerilatedModel {
private:
// Symbol table holding complete model state (owned by this class)
Vmod_add_sync__Syms* const vlSymsp;
public:
// CONSTEXPR CAPABILITIES
// Verilated with --trace?
static constexpr bool traceCapable = false;
// PORTS
// The application code writes and reads these signals to
// propagate new values into/out from the Verilated model.
VL_IN8(&clk,0,0);
VL_IN8(&rst_n,0,0);
VL_IN8(&valid_i,0,0);
VL_OUT8(&ready_o,0,0);
VL_OUT8(&valid_o,0,0);
VL_IN8(&ready_i,0,0);
VL_IN16(&a,11,0);
VL_IN16(&b,11,0);
VL_OUT16(&sum,11,0);
// CELLS
// Public to allow access to /* verilator public */ items.
// Otherwise the application code can consider these internals.
// Root instance pointer to allow access to model internals,
// including inlined /* verilator public_flat_* */ items.
Vmod_add_sync___024root* const rootp;
// CONSTRUCTORS
/// Construct the model; called by application code
/// If contextp is null, then the model will use the default global context
/// If name is "", then makes a wrapper with a
/// single model invisible with respect to DPI scope names.
explicit Vmod_add_sync(VerilatedContext* contextp, const char* name = "TOP");
explicit Vmod_add_sync(const char* name = "TOP");
/// Destroy the model; called (often implicitly) by application code
virtual ~Vmod_add_sync();
private:
VL_UNCOPYABLE(Vmod_add_sync); ///< Copying not allowed
public:
// API METHODS
/// Evaluate the model. Application must call when inputs change.
void eval() { eval_step(); }
/// Evaluate when calling multiple units/models per time step.
void eval_step();
/// Evaluate at end of a timestep for tracing, when using eval_step().
/// Application must call after all eval() and before time changes.
void eval_end_step() {}
/// Simulation complete, run final blocks. Application must call on completion.
void final();
/// Are there scheduled events to handle?
bool eventsPending();
/// Returns time at next time slot. Aborts if !eventsPending()
uint64_t nextTimeSlot();
/// Trace signals in the model; called by application code
void trace(VerilatedTraceBaseC* tfp, int levels, int options = 0) { contextp()->trace(tfp, levels, options); }
/// Retrieve name of this model instance (as passed to constructor).
const char* name() const;
// Abstract methods from VerilatedModel
const char* hierName() const override final;
const char* modelName() const override final;
unsigned threads() const override final;
/// Prepare for cloning the model at the process level (e.g. fork in Linux)
/// Release necessary resources. Called before cloning.
void prepareClone() const;
/// Re-init after cloning the model at the process level (e.g. fork in Linux)
/// Re-allocate necessary resources. Called after cloning.
void atClone() const;
private:
// Internal functions - trace registration
void traceBaseModel(VerilatedTraceBaseC* tfp, int levels, int options);
};
#endif // guard

69
test_framework/modules/mod_add/obj_dir/Vmod_add_sync.mk
View File

@@ -1,69 +0,0 @@
# Verilated -*- Makefile -*-
# DESCRIPTION: Verilator output: Makefile for building Verilated archive or executable
#
# Execute this makefile from the object directory:
# make -f Vmod_add_sync.mk
default: Vmod_add_sync
### Constants...
# Perl executable (from $PERL, defaults to 'perl' if not set)
PERL = perl
# Python3 executable (from $PYTHON3, defaults to 'python3' if not set)
PYTHON3 = python3
# Path to Verilator kit (from $VERILATOR_ROOT)
VERILATOR_ROOT = /usr/share/verilator
# SystemC include directory with systemc.h (from $SYSTEMC_INCLUDE)
SYSTEMC_INCLUDE ?=
# SystemC library directory with libsystemc.a (from $SYSTEMC_LIBDIR)
SYSTEMC_LIBDIR ?=
### Switches...
# C++ code coverage 0/1 (from --prof-c)
VM_PROFC = 0
# SystemC output mode? 0/1 (from --sc)
VM_SC = 0
# Legacy or SystemC output mode? 0/1 (from --sc)
VM_SP_OR_SC = $(VM_SC)
# Deprecated
VM_PCLI = 1
# Deprecated: SystemC architecture to find link library path (from $SYSTEMC_ARCH)
VM_SC_TARGET_ARCH = linux
### Vars...
# Design prefix (from --prefix)
VM_PREFIX = Vmod_add_sync
# Module prefix (from --prefix)
VM_MODPREFIX = Vmod_add_sync
# User CFLAGS (from -CFLAGS on Verilator command line)
VM_USER_CFLAGS = \
# User LDLIBS (from -LDFLAGS on Verilator command line)
VM_USER_LDLIBS = \
# User .cpp files (from .cpp's on Verilator command line)
VM_USER_CLASSES = \
tb_mod_add \
# User .cpp directories (from .cpp's on Verilator command line)
VM_USER_DIR = \
../../../.. \
../../../../sync_rtl/mod_add/TB \
### Default rules...
# Include list of all generated classes
include Vmod_add_sync_classes.mk
# Include global rules
include $(VERILATOR_ROOT)/include/verilated.mk
### Executable rules... (from --exe)
VPATH += $(VM_USER_DIR)
tb_mod_add.o: /home/fallensigh/Dev/mlkem/sync_rtl/mod_add/TB/tb_mod_add.cpp
$(OBJCACHE) $(CXX) $(CXXFLAGS) $(CPPFLAGS) $(OPT_FAST) -c -o $@ $<
### Link rules... (from --exe)
Vmod_add_sync: $(VK_USER_OBJS) $(VK_GLOBAL_OBJS) $(VM_PREFIX)__ALL.a
$(LINK) $(LDFLAGS) $^ $(LOADLIBES) $(LDLIBS) $(LIBS) $(SC_LIBS) -o $@
# Verilated -*- Makefile -*-

BIN
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__ALL.a
View File

Binary file not shown.

7
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__ALL.cpp
View File

@@ -1,7 +0,0 @@
// DESCRIPTION: Generated by verilator_includer via makefile
#define VL_INCLUDE_OPT include
#include "Vmod_add_sync.cpp"
#include "Vmod_add_sync___024root__0.cpp"
#include "Vmod_add_sync___024root__Slow.cpp"
#include "Vmod_add_sync___024root__0__Slow.cpp"
#include "Vmod_add_sync__Syms__Slow.cpp"

9
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__ALL.d
View File

@@ -1,9 +0,0 @@
Vmod_add_sync__ALL.o: Vmod_add_sync__ALL.cpp Vmod_add_sync.cpp \
Vmod_add_sync__pch.h /usr/share/verilator/include/verilated.h \
/usr/share/verilator/include/verilated_config.h \
/usr/share/verilator/include/verilatedos.h \
/usr/share/verilator/include/verilated_types.h \
/usr/share/verilator/include/verilated_funcs.h Vmod_add_sync__Syms.h \
Vmod_add_sync.h Vmod_add_sync___024root.h Vmod_add_sync___024root__0.cpp \
Vmod_add_sync___024root__Slow.cpp Vmod_add_sync___024root__0__Slow.cpp \
Vmod_add_sync__Syms__Slow.cpp

BIN
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__ALL.o
View File

Binary file not shown.

38
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__Syms.h
View File

@@ -1,38 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.
#ifndef VERILATED_VMOD_ADD_SYNC__SYMS_H_
#define VERILATED_VMOD_ADD_SYNC__SYMS_H_ // guard
#include "verilated.h"
// INCLUDE MODEL CLASS
#include "Vmod_add_sync.h"
// INCLUDE MODULE CLASSES
#include "Vmod_add_sync___024root.h"
// SYMS CLASS (contains all model state)
class alignas(VL_CACHE_LINE_BYTES) Vmod_add_sync__Syms final : public VerilatedSyms {
public:
// INTERNAL STATE
Vmod_add_sync* const __Vm_modelp;
VlDeleter __Vm_deleter;
bool __Vm_didInit = false;
// MODULE INSTANCE STATE
Vmod_add_sync___024root TOP;
// CONSTRUCTORS
Vmod_add_sync__Syms(VerilatedContext* contextp, const char* namep, Vmod_add_sync* modelp);
~Vmod_add_sync__Syms();
// METHODS
const char* name() const { return TOP.vlNamep; }
};
#endif // guard

28
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__Syms__Slow.cpp
View File

@@ -1,28 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals
#include "Vmod_add_sync__pch.h"
Vmod_add_sync__Syms::Vmod_add_sync__Syms(VerilatedContext* contextp, const char* namep, Vmod_add_sync* modelp)
: VerilatedSyms{contextp}
// Setup internal state of the Syms class
, __Vm_modelp{modelp}
// Setup top module instance
, TOP{this, namep}
{
// Check resources
Verilated::stackCheck(250);
// Setup sub module instances
// Configure time unit / time precision
_vm_contextp__->timeunit(-12);
_vm_contextp__->timeprecision(-12);
// Setup each module's pointers to their submodules
// Setup each module's pointer back to symbol table (for public functions)
TOP.__Vconfigure(true);
// Setup scopes
}
Vmod_add_sync__Syms::~Vmod_add_sync__Syms() {
// Tear down scopes
// Tear down sub module instances
}

57
test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root.h
View File

@@ -1,57 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vmod_add_sync.h for the primary calling header
#ifndef VERILATED_VMOD_ADD_SYNC___024ROOT_H_
#define VERILATED_VMOD_ADD_SYNC___024ROOT_H_ // guard
#include "verilated.h"
class Vmod_add_sync__Syms;
class alignas(VL_CACHE_LINE_BYTES) Vmod_add_sync___024root final {
public:
// DESIGN SPECIFIC STATE
VL_IN8(clk,0,0);
VL_IN8(rst_n,0,0);
VL_IN8(valid_i,0,0);
VL_OUT8(ready_o,0,0);
VL_OUT8(valid_o,0,0);
VL_IN8(ready_i,0,0);
CData/*0:0*/ mod_add_sync__DOT__u_pipe__DOT__valid_r;
CData/*0:0*/ __VstlFirstIteration;
CData/*0:0*/ __VstlPhaseResult;
CData/*0:0*/ __VicoFirstIteration;
CData/*0:0*/ __VicoPhaseResult;
CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
CData/*0:0*/ __Vtrigprevexpr___TOP__rst_n__0;
CData/*0:0*/ __VactPhaseResult;
CData/*0:0*/ __VnbaPhaseResult;
VL_IN16(a,11,0);
VL_IN16(b,11,0);
VL_OUT16(sum,11,0);
SData/*12:0*/ mod_add_sync__DOT__add_raw;
SData/*11:0*/ mod_add_sync__DOT__u_pipe__DOT__data_r;
IData/*31:0*/ __VactIterCount;
VlUnpacked<QData/*63:0*/, 1> __VstlTriggered;
VlUnpacked<QData/*63:0*/, 1> __VicoTriggered;
VlUnpacked<QData/*63:0*/, 1> __VactTriggered;
VlUnpacked<QData/*63:0*/, 1> __VnbaTriggered;
// INTERNAL VARIABLES
Vmod_add_sync__Syms* vlSymsp;
const char* vlNamep;
// CONSTRUCTORS
Vmod_add_sync___024root(Vmod_add_sync__Syms* symsp, const char* namep);
~Vmod_add_sync___024root();
VL_UNCOPYABLE(Vmod_add_sync___024root);
// INTERNAL METHODS
void __Vconfigure(bool first);
};
#endif // guard

299
test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__0.cpp
View File

@@ -1,299 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmod_add_sync.h for the primary calling header
#include "Vmod_add_sync__pch.h"
void Vmod_add_sync___024root___eval_triggers_vec__ico(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_triggers_vec__ico\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
vlSelfRef.__VicoTriggered[0U] = ((0xfffffffffffffffeULL
& vlSelfRef.__VicoTriggered[0U])
| (IData)((IData)(vlSelfRef.__VicoFirstIteration)));
}
bool Vmod_add_sync___024root___trigger_anySet__ico(const VlUnpacked<QData/*63:0*/, 1> &in) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___trigger_anySet__ico\n"); );
// Locals
IData/*31:0*/ n;
// Body
n = 0U;
do {
if (in[n]) {
return (1U);
}
n = ((IData)(1U) + n);
} while ((1U > n));
return (0U);
}
void Vmod_add_sync___024root___ico_sequent__TOP__0(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___ico_sequent__TOP__0\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
vlSelfRef.mod_add_sync__DOT__add_raw = (0x00001fffU
& ((IData)(vlSelfRef.a)
+ (IData)(vlSelfRef.b)));
vlSelfRef.ready_o = (1U & ((~ (IData)(vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r))
| (IData)(vlSelfRef.ready_i)));
}
void Vmod_add_sync___024root___eval_ico(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_ico\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
if ((1ULL & vlSelfRef.__VicoTriggered[0U])) {
vlSelfRef.mod_add_sync__DOT__add_raw = (0x00001fffU
& ((IData)(vlSelfRef.a)
+ (IData)(vlSelfRef.b)));
vlSelfRef.ready_o = (1U & ((~ (IData)(vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r))
| (IData)(vlSelfRef.ready_i)));
}
}
#ifdef VL_DEBUG
VL_ATTR_COLD void Vmod_add_sync___024root___dump_triggers__ico(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag);
#endif // VL_DEBUG
bool Vmod_add_sync___024root___eval_phase__ico(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_phase__ico\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Locals
CData/*0:0*/ __VicoExecute;
// Body
Vmod_add_sync___024root___eval_triggers_vec__ico(vlSelf);
#ifdef VL_DEBUG
if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
Vmod_add_sync___024root___dump_triggers__ico(vlSelfRef.__VicoTriggered, "ico"s);
}
#endif
__VicoExecute = Vmod_add_sync___024root___trigger_anySet__ico(vlSelfRef.__VicoTriggered);
if (__VicoExecute) {
Vmod_add_sync___024root___eval_ico(vlSelf);
}
return (__VicoExecute);
}
void Vmod_add_sync___024root___eval_triggers_vec__act(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_triggers_vec__act\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
vlSelfRef.__VactTriggered[0U] = (QData)((IData)(
((((~ (IData)(vlSelfRef.rst_n))
& (IData)(vlSelfRef.__Vtrigprevexpr___TOP__rst_n__0))
<< 1U)
| ((IData)(vlSelfRef.clk)
& (~ (IData)(vlSelfRef.__Vtrigprevexpr___TOP__clk__0))))));
vlSelfRef.__Vtrigprevexpr___TOP__clk__0 = vlSelfRef.clk;
vlSelfRef.__Vtrigprevexpr___TOP__rst_n__0 = vlSelfRef.rst_n;
}
bool Vmod_add_sync___024root___trigger_anySet__act(const VlUnpacked<QData/*63:0*/, 1> &in) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___trigger_anySet__act\n"); );
// Locals
IData/*31:0*/ n;
// Body
n = 0U;
do {
if (in[n]) {
return (1U);
}
n = ((IData)(1U) + n);
} while ((1U > n));
return (0U);
}
void Vmod_add_sync___024root___nba_sequent__TOP__0(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___nba_sequent__TOP__0\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
if (vlSelfRef.rst_n) {
if (((IData)(vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r)
& (IData)(vlSelfRef.ready_i))) {
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r = 0U;
}
if (((IData)(vlSelfRef.valid_i) & (IData)(vlSelfRef.ready_o))) {
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r = 1U;
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__data_r
= (0x00000fffU & ((0x0d01U > (IData)(vlSelfRef.mod_add_sync__DOT__add_raw))
? (IData)(vlSelfRef.mod_add_sync__DOT__add_raw)
: ((IData)(vlSelfRef.mod_add_sync__DOT__add_raw)
- (IData)(0x0d01U))));
}
} else {
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r = 0U;
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__data_r = 0U;
}
vlSelfRef.valid_o = vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r;
vlSelfRef.ready_o = (1U & ((~ (IData)(vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r))
| (IData)(vlSelfRef.ready_i)));
vlSelfRef.sum = vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__data_r;
}
void Vmod_add_sync___024root___eval_nba(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_nba\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
if ((3ULL & vlSelfRef.__VnbaTriggered[0U])) {
if (vlSelfRef.rst_n) {
if (((IData)(vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r)
& (IData)(vlSelfRef.ready_i))) {
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r = 0U;
}
if (((IData)(vlSelfRef.valid_i) & (IData)(vlSelfRef.ready_o))) {
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r = 1U;
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__data_r
= (0x00000fffU & ((0x0d01U > (IData)(vlSelfRef.mod_add_sync__DOT__add_raw))
? (IData)(vlSelfRef.mod_add_sync__DOT__add_raw)
: ((IData)(vlSelfRef.mod_add_sync__DOT__add_raw)
- (IData)(0x0d01U))));
}
} else {
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r = 0U;
vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__data_r = 0U;
}
vlSelfRef.valid_o = vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r;
vlSelfRef.ready_o = (1U & ((~ (IData)(vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r))
| (IData)(vlSelfRef.ready_i)));
vlSelfRef.sum = vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__data_r;
}
}
void Vmod_add_sync___024root___trigger_orInto__act_vec_vec(VlUnpacked<QData/*63:0*/, 1> &out, const VlUnpacked<QData/*63:0*/, 1> &in) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___trigger_orInto__act_vec_vec\n"); );
// Locals
IData/*31:0*/ n;
// Body
n = 0U;
do {
out[n] = (out[n] | in[n]);
n = ((IData)(1U) + n);
} while ((0U >= n));
}
#ifdef VL_DEBUG
VL_ATTR_COLD void Vmod_add_sync___024root___dump_triggers__act(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag);
#endif // VL_DEBUG
bool Vmod_add_sync___024root___eval_phase__act(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_phase__act\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
Vmod_add_sync___024root___eval_triggers_vec__act(vlSelf);
#ifdef VL_DEBUG
if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
Vmod_add_sync___024root___dump_triggers__act(vlSelfRef.__VactTriggered, "act"s);
}
#endif
Vmod_add_sync___024root___trigger_orInto__act_vec_vec(vlSelfRef.__VnbaTriggered, vlSelfRef.__VactTriggered);
return (0U);
}
void Vmod_add_sync___024root___trigger_clear__act(VlUnpacked<QData/*63:0*/, 1> &out) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___trigger_clear__act\n"); );
// Locals
IData/*31:0*/ n;
// Body
n = 0U;
do {
out[n] = 0ULL;
n = ((IData)(1U) + n);
} while ((1U > n));
}
bool Vmod_add_sync___024root___eval_phase__nba(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_phase__nba\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Locals
CData/*0:0*/ __VnbaExecute;
// Body
__VnbaExecute = Vmod_add_sync___024root___trigger_anySet__act(vlSelfRef.__VnbaTriggered);
if (__VnbaExecute) {
Vmod_add_sync___024root___eval_nba(vlSelf);
Vmod_add_sync___024root___trigger_clear__act(vlSelfRef.__VnbaTriggered);
}
return (__VnbaExecute);
}
void Vmod_add_sync___024root___eval(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Locals
IData/*31:0*/ __VicoIterCount;
IData/*31:0*/ __VnbaIterCount;
// Body
__VicoIterCount = 0U;
vlSelfRef.__VicoFirstIteration = 1U;
do {
if (VL_UNLIKELY(((0x00000064U < __VicoIterCount)))) {
#ifdef VL_DEBUG
Vmod_add_sync___024root___dump_triggers__ico(vlSelfRef.__VicoTriggered, "ico"s);
#endif
VL_FATAL_MT("/home/fallensigh/Dev/mlkem/sync_rtl/mod_add/mod_add_sync.v", 14, "", "DIDNOTCONVERGE: Input combinational region did not converge after '--converge-limit' of 100 tries");
}
__VicoIterCount = ((IData)(1U) + __VicoIterCount);
vlSelfRef.__VicoPhaseResult = Vmod_add_sync___024root___eval_phase__ico(vlSelf);
vlSelfRef.__VicoFirstIteration = 0U;
} while (vlSelfRef.__VicoPhaseResult);
__VnbaIterCount = 0U;
do {
if (VL_UNLIKELY(((0x00000064U < __VnbaIterCount)))) {
#ifdef VL_DEBUG
Vmod_add_sync___024root___dump_triggers__act(vlSelfRef.__VnbaTriggered, "nba"s);
#endif
VL_FATAL_MT("/home/fallensigh/Dev/mlkem/sync_rtl/mod_add/mod_add_sync.v", 14, "", "DIDNOTCONVERGE: NBA region did not converge after '--converge-limit' of 100 tries");
}
__VnbaIterCount = ((IData)(1U) + __VnbaIterCount);
vlSelfRef.__VactIterCount = 0U;
do {
if (VL_UNLIKELY(((0x00000064U < vlSelfRef.__VactIterCount)))) {
#ifdef VL_DEBUG
Vmod_add_sync___024root___dump_triggers__act(vlSelfRef.__VactTriggered, "act"s);
#endif
VL_FATAL_MT("/home/fallensigh/Dev/mlkem/sync_rtl/mod_add/mod_add_sync.v", 14, "", "DIDNOTCONVERGE: Active region did not converge after '--converge-limit' of 100 tries");
}
vlSelfRef.__VactIterCount = ((IData)(1U)
+ vlSelfRef.__VactIterCount);
vlSelfRef.__VactPhaseResult = Vmod_add_sync___024root___eval_phase__act(vlSelf);
} while (vlSelfRef.__VactPhaseResult);
vlSelfRef.__VnbaPhaseResult = Vmod_add_sync___024root___eval_phase__nba(vlSelf);
} while (vlSelfRef.__VnbaPhaseResult);
}
#ifdef VL_DEBUG
void Vmod_add_sync___024root___eval_debug_assertions(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_debug_assertions\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
if (VL_UNLIKELY(((vlSelfRef.clk & 0xfeU)))) {
Verilated::overWidthError("clk");
}
if (VL_UNLIKELY(((vlSelfRef.rst_n & 0xfeU)))) {
Verilated::overWidthError("rst_n");
}
if (VL_UNLIKELY(((vlSelfRef.a & 0xf000U)))) {
Verilated::overWidthError("a");
}
if (VL_UNLIKELY(((vlSelfRef.b & 0xf000U)))) {
Verilated::overWidthError("b");
}
if (VL_UNLIKELY(((vlSelfRef.valid_i & 0xfeU)))) {
Verilated::overWidthError("valid_i");
}
if (VL_UNLIKELY(((vlSelfRef.ready_i & 0xfeU)))) {
Verilated::overWidthError("ready_i");
}
}
#endif // VL_DEBUG

210
test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__0__Slow.cpp
View File

@@ -1,210 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmod_add_sync.h for the primary calling header
#include "Vmod_add_sync__pch.h"
VL_ATTR_COLD void Vmod_add_sync___024root___eval_static(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_static\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
vlSelfRef.__Vtrigprevexpr___TOP__clk__0 = vlSelfRef.clk;
vlSelfRef.__Vtrigprevexpr___TOP__rst_n__0 = vlSelfRef.rst_n;
}
VL_ATTR_COLD void Vmod_add_sync___024root___eval_initial(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_initial\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
}
VL_ATTR_COLD void Vmod_add_sync___024root___eval_final(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_final\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
}
#ifdef VL_DEBUG
VL_ATTR_COLD void Vmod_add_sync___024root___dump_triggers__stl(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag);
#endif // VL_DEBUG
VL_ATTR_COLD bool Vmod_add_sync___024root___eval_phase__stl(Vmod_add_sync___024root* vlSelf);
VL_ATTR_COLD void Vmod_add_sync___024root___eval_settle(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_settle\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Locals
IData/*31:0*/ __VstlIterCount;
// Body
__VstlIterCount = 0U;
vlSelfRef.__VstlFirstIteration = 1U;
do {
if (VL_UNLIKELY(((0x00000064U < __VstlIterCount)))) {
#ifdef VL_DEBUG
Vmod_add_sync___024root___dump_triggers__stl(vlSelfRef.__VstlTriggered, "stl"s);
#endif
VL_FATAL_MT("/home/fallensigh/Dev/mlkem/sync_rtl/mod_add/mod_add_sync.v", 14, "", "DIDNOTCONVERGE: Settle region did not converge after '--converge-limit' of 100 tries");
}
__VstlIterCount = ((IData)(1U) + __VstlIterCount);
vlSelfRef.__VstlPhaseResult = Vmod_add_sync___024root___eval_phase__stl(vlSelf);
vlSelfRef.__VstlFirstIteration = 0U;
} while (vlSelfRef.__VstlPhaseResult);
}
VL_ATTR_COLD void Vmod_add_sync___024root___eval_triggers_vec__stl(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_triggers_vec__stl\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
vlSelfRef.__VstlTriggered[0U] = ((0xfffffffffffffffeULL
& vlSelfRef.__VstlTriggered[0U])
| (IData)((IData)(vlSelfRef.__VstlFirstIteration)));
}
VL_ATTR_COLD bool Vmod_add_sync___024root___trigger_anySet__stl(const VlUnpacked<QData/*63:0*/, 1> &in);
#ifdef VL_DEBUG
VL_ATTR_COLD void Vmod_add_sync___024root___dump_triggers__stl(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___dump_triggers__stl\n"); );
// Body
if ((1U & (~ (IData)(Vmod_add_sync___024root___trigger_anySet__stl(triggers))))) {
VL_DBG_MSGS(" No '" + tag + "' region triggers active\n");
}
if ((1U & (IData)(triggers[0U]))) {
VL_DBG_MSGS(" '" + tag + "' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
}
}
#endif // VL_DEBUG
VL_ATTR_COLD bool Vmod_add_sync___024root___trigger_anySet__stl(const VlUnpacked<QData/*63:0*/, 1> &in) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___trigger_anySet__stl\n"); );
// Locals
IData/*31:0*/ n;
// Body
n = 0U;
do {
if (in[n]) {
return (1U);
}
n = ((IData)(1U) + n);
} while ((1U > n));
return (0U);
}
VL_ATTR_COLD void Vmod_add_sync___024root___stl_sequent__TOP__0(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___stl_sequent__TOP__0\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
vlSelfRef.valid_o = vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r;
vlSelfRef.sum = vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__data_r;
vlSelfRef.mod_add_sync__DOT__add_raw = (0x00001fffU
& ((IData)(vlSelfRef.a)
+ (IData)(vlSelfRef.b)));
vlSelfRef.ready_o = (1U & ((~ (IData)(vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r))
| (IData)(vlSelfRef.ready_i)));
}
VL_ATTR_COLD void Vmod_add_sync___024root___eval_stl(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_stl\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
if ((1ULL & vlSelfRef.__VstlTriggered[0U])) {
vlSelfRef.valid_o = vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r;
vlSelfRef.sum = vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__data_r;
vlSelfRef.mod_add_sync__DOT__add_raw = (0x00001fffU
& ((IData)(vlSelfRef.a)
+ (IData)(vlSelfRef.b)));
vlSelfRef.ready_o = (1U & ((~ (IData)(vlSelfRef.mod_add_sync__DOT__u_pipe__DOT__valid_r))
| (IData)(vlSelfRef.ready_i)));
}
}
VL_ATTR_COLD bool Vmod_add_sync___024root___eval_phase__stl(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___eval_phase__stl\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Locals
CData/*0:0*/ __VstlExecute;
// Body
Vmod_add_sync___024root___eval_triggers_vec__stl(vlSelf);
#ifdef VL_DEBUG
if (VL_UNLIKELY(vlSymsp->_vm_contextp__->debug())) {
Vmod_add_sync___024root___dump_triggers__stl(vlSelfRef.__VstlTriggered, "stl"s);
}
#endif
__VstlExecute = Vmod_add_sync___024root___trigger_anySet__stl(vlSelfRef.__VstlTriggered);
if (__VstlExecute) {
Vmod_add_sync___024root___eval_stl(vlSelf);
}
return (__VstlExecute);
}
bool Vmod_add_sync___024root___trigger_anySet__ico(const VlUnpacked<QData/*63:0*/, 1> &in);
#ifdef VL_DEBUG
VL_ATTR_COLD void Vmod_add_sync___024root___dump_triggers__ico(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___dump_triggers__ico\n"); );
// Body
if ((1U & (~ (IData)(Vmod_add_sync___024root___trigger_anySet__ico(triggers))))) {
VL_DBG_MSGS(" No '" + tag + "' region triggers active\n");
}
if ((1U & (IData)(triggers[0U]))) {
VL_DBG_MSGS(" '" + tag + "' region trigger index 0 is active: Internal 'ico' trigger - first iteration\n");
}
}
#endif // VL_DEBUG
bool Vmod_add_sync___024root___trigger_anySet__act(const VlUnpacked<QData/*63:0*/, 1> &in);
#ifdef VL_DEBUG
VL_ATTR_COLD void Vmod_add_sync___024root___dump_triggers__act(const VlUnpacked<QData/*63:0*/, 1> &triggers, const std::string &tag) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___dump_triggers__act\n"); );
// Body
if ((1U & (~ (IData)(Vmod_add_sync___024root___trigger_anySet__act(triggers))))) {
VL_DBG_MSGS(" No '" + tag + "' region triggers active\n");
}
if ((1U & (IData)(triggers[0U]))) {
VL_DBG_MSGS(" '" + tag + "' region trigger index 0 is active: @(posedge clk)\n");
}
if ((1U & (IData)((triggers[0U] >> 1U)))) {
VL_DBG_MSGS(" '" + tag + "' region trigger index 1 is active: @(negedge rst_n)\n");
}
}
#endif // VL_DEBUG
VL_ATTR_COLD void Vmod_add_sync___024root___ctor_var_reset(Vmod_add_sync___024root* vlSelf) {
VL_DEBUG_IF(VL_DBG_MSGF("+ Vmod_add_sync___024root___ctor_var_reset\n"); );
Vmod_add_sync__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
auto& vlSelfRef = std::ref(*vlSelf).get();
// Body
const uint64_t __VscopeHash = VL_MURMUR64_HASH(vlSelf->vlNamep);
vlSelf->clk = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 16707436170211756652ull);
vlSelf->rst_n = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 1638864771569018232ull);
vlSelf->a = VL_SCOPED_RAND_RESET_I(12, __VscopeHash, 510903276987443985ull);
vlSelf->b = VL_SCOPED_RAND_RESET_I(12, __VscopeHash, 16900879642891266615ull);
vlSelf->valid_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 550966959580451262ull);
vlSelf->ready_o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 6223107695775132031ull);
vlSelf->sum = VL_SCOPED_RAND_RESET_I(12, __VscopeHash, 17823321413984766096ull);
vlSelf->valid_o = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 10854271546065566948ull);
vlSelf->ready_i = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2487444212943817592ull);
vlSelf->mod_add_sync__DOT__add_raw = VL_SCOPED_RAND_RESET_I(13, __VscopeHash, 3056689789628782752ull);
vlSelf->mod_add_sync__DOT__u_pipe__DOT__valid_r = VL_SCOPED_RAND_RESET_I(1, __VscopeHash, 2581127527985639139ull);
vlSelf->mod_add_sync__DOT__u_pipe__DOT__data_r = VL_SCOPED_RAND_RESET_I(12, __VscopeHash, 895104528192337104ull);
for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
vlSelf->__VstlTriggered[__Vi0] = 0;
}
for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
vlSelf->__VicoTriggered[__Vi0] = 0;
}
for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
vlSelf->__VactTriggered[__Vi0] = 0;
}
vlSelf->__Vtrigprevexpr___TOP__clk__0 = 0;
vlSelf->__Vtrigprevexpr___TOP__rst_n__0 = 0;
for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
vlSelf->__VnbaTriggered[__Vi0] = 0;
}
}

23
test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__Slow.cpp
View File

@@ -1,23 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmod_add_sync.h for the primary calling header
#include "Vmod_add_sync__pch.h"
void Vmod_add_sync___024root___ctor_var_reset(Vmod_add_sync___024root* vlSelf);
Vmod_add_sync___024root::Vmod_add_sync___024root(Vmod_add_sync__Syms* symsp, const char* namep)
{
vlSymsp = symsp;
vlNamep = strdup(namep);
// Reset structure values
Vmod_add_sync___024root___ctor_var_reset(this);
}
void Vmod_add_sync___024root::__Vconfigure(bool first) {
(void)first; // Prevent unused variable warning
}
Vmod_add_sync___024root::~Vmod_add_sync___024root() {
VL_DO_DANGLING(std::free(const_cast<char*>(vlNamep)), vlNamep);
}

27
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__pch.h
View File

@@ -1,27 +0,0 @@
// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Precompiled header
//
// Internal details; most user sources do not need this header,
// unless using verilator public meta comments.
// Suggest use Vmod_add_sync.h instead.
#ifndef VERILATED_VMOD_ADD_SYNC__PCH_H_
#define VERILATED_VMOD_ADD_SYNC__PCH_H_ // guard
// GCC and Clang only will precompile headers (PCH) for the first header.
// So, make sure this is the one and only PCH.
// If multiple module's includes are needed, use individual includes.
#ifdef VL_PCH_INCLUDED
# error "Including multiple precompiled header files"
#endif
#define VL_PCH_INCLUDED
#include "verilated.h"
#include "Vmod_add_sync__Syms.h"
#include "Vmod_add_sync.h"
// Additional include files added using '--compiler-include'
#endif // guard

1
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__ver.d
View File

@@ -1 +0,0 @@
/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync.cpp /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync.h /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync.mk /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__Syms.h /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__Syms__Slow.cpp /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root.h /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__0.cpp /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__0__Slow.cpp /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__Slow.cpp /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__pch.h /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__ver.d /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync_classes.mk : /usr/bin/verilator_bin /home/fallensigh/Dev/mlkem/sync_rtl/common/defines.vh /home/fallensigh/Dev/mlkem/sync_rtl/common/pipeline_reg.v /home/fallensigh/Dev/mlkem/sync_rtl/mod_add/mod_add_sync.v /usr/bin/verilator_bin /usr/share/verilator/include/verilated_std.sv /usr/share/verilator/include/verilated_std_waiver.vlt

21
test_framework/modules/mod_add/obj_dir/Vmod_add_sync__verFiles.dat
View File

@@ -1,21 +0,0 @@
# DESCRIPTION: Verilator output: Timestamp data for --skip-identical. Delete at will.
C "-Wall --cc --build --timing --exe --top-module mod_add_sync +incdir+/home/fallensigh/Dev/mlkem /home/fallensigh/Dev/mlkem/sync_rtl/common/pipeline_reg.v /home/fallensigh/Dev/mlkem/sync_rtl/mod_add/mod_add_sync.v /home/fallensigh/Dev/mlkem/sync_rtl/mod_add/TB/tb_mod_add.cpp -Mdir /home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir"
S 175 4850124 1782295073 570083907 1782295073 570083907 "xrUlJO6R6GcXgqHQvRrBsxDVjbRsCwGdWjBVaFOJ" "/home/fallensigh/Dev/mlkem/sync_rtl/common/defines.vh"
S 1425 4850211 1782295084 627669761 1782295084 627669761 "dyCBNlzlULhx5fbud3BxlMAYl0N8KUs44LFK6UdD" "/home/fallensigh/Dev/mlkem/sync_rtl/common/pipeline_reg.v"
S 1346 4850217 1782295089 653481527 1782295089 653481527 "j8yBA3CTiFqtcJsMBC17M1w9KeLigVAWfAWkviCd" "/home/fallensigh/Dev/mlkem/sync_rtl/mod_add/mod_add_sync.v"
T 3507 4852471 1782301214 673354776 1782301214 673354776 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync.cpp"
T 3718 4852470 1782301214 673257614 1782301214 673257614 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync.h"
T 2074 4852478 1782301214 674594463 1782301214 674594463 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync.mk"
T 1001 4852469 1782301214 673151113 1782301214 673151113 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__Syms.h"
T 906 4852468 1782301214 673020995 1782301214 673020995 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__Syms__Slow.cpp"
T 1668 4852473 1782301214 673490013 1782301214 673490013 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root.h"
T 13550 4852476 1782301214 674320105 1782301214 674320105 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__0.cpp"
T 10280 4852475 1782301214 673849208 1782301214 673849208 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__0__Slow.cpp"
T 731 4852474 1782301214 673556783 1782301214 673556783 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync___024root__Slow.cpp"
T 790 4852472 1782301214 673406518 1782301214 673406518 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__pch.h"
T 1411 4852479 1782301214 674594463 1782301214 674594463 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__ver.d"
T 0 0 1782301214 674594463 1782301214 674594463 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync__verFiles.dat"
T 1669 4852477 1782301214 674493042 1782301214 674493042 "unhashed" "/home/fallensigh/Dev/mlkem/test_framework/modules/mod_add/obj_dir/Vmod_add_sync_classes.mk"
S 11443816 4098390 1782293569 546470124 1775088000 0 "unhashed" "/usr/bin/verilator_bin"
S 7907 4098454 1782293569 567160683 1772288519 0 "sXuDUu38NDUbFZnNSJ9miREFRbcKSVZXW2nyoVrW" "/usr/share/verilator/include/verilated_std.sv"
S 3224 4098455 1782293569 567160683 1772288519 0 "Hydzkv9X77JH03JyZeFi7tBFnQaHV7yknXQxBZFr" "/usr/share/verilator/include/verilated_std_waiver.vlt"

51
test_framework/modules/mod_add/obj_dir/Vmod_add_sync_classes.mk
View File

@@ -1,51 +0,0 @@
# Verilated -*- Makefile -*-
# DESCRIPTION: Verilator output: Make include file with class lists
#
# This file lists generated Verilated files, for including in higher level makefiles.
# See Vmod_add_sync.mk for the caller.
### Switches...
# C11 constructs required? 0/1 (always on now)
VM_C11 = 1
# Timing enabled? 0/1
VM_TIMING = 0
# Coverage output mode? 0/1 (from --coverage)
VM_COVERAGE = 0
# Parallel builds? 0/1 (from --output-split)
VM_PARALLEL_BUILDS = 0
# Tracing output mode? 0/1 (from --trace-fst/--trace-saif/--trace-vcd)
VM_TRACE = 0
# Tracing output mode in FST format? 0/1 (from --trace-fst)
VM_TRACE_FST = 0
# Tracing output mode in SAIF format? 0/1 (from --trace-saif)
VM_TRACE_SAIF = 0
# Tracing output mode in VCD format? 0/1 (from --trace-vcd)
VM_TRACE_VCD = 0
### Object file lists...
# Generated module classes, fast-path, compile with highest optimization
VM_CLASSES_FAST += \
Vmod_add_sync \
Vmod_add_sync___024root__0 \
# Generated module classes, non-fast-path, compile with low/medium optimization
VM_CLASSES_SLOW += \
Vmod_add_sync___024root__Slow \
Vmod_add_sync___024root__0__Slow \
# Generated support classes, fast-path, compile with highest optimization
VM_SUPPORT_FAST += \
# Generated support classes, non-fast-path, compile with low/medium optimization
VM_SUPPORT_SLOW += \
Vmod_add_sync__Syms__Slow \
# Global classes, need linked once per executable, fast-path, compile with highest optimization
VM_GLOBAL_FAST += \
verilated \
verilated_threads \
# Global classes, need linked once per executable, non-fast-path, compile with low/medium optimization
VM_GLOBAL_SLOW += \
# Verilated -*- Makefile -*-

7
test_framework/modules/mod_add/obj_dir/tb_mod_add.d
View File

@@ -1,7 +0,0 @@
tb_mod_add.o: \
/home/fallensigh/Dev/mlkem/sync_rtl/mod_add/TB/tb_mod_add.cpp \
Vmod_add_sync.h /usr/share/verilator/include/verilated.h \
/usr/share/verilator/include/verilated_config.h \
/usr/share/verilator/include/verilatedos.h \
/usr/share/verilator/include/verilated_types.h \
/usr/share/verilator/include/verilated_funcs.h

BIN
test_framework/modules/mod_add/obj_dir/tb_mod_add.o
View File

Binary file not shown.

12
test_framework/modules/mod_add/obj_dir/verilated.d
View File

@@ -1,12 +0,0 @@
verilated.o: /usr/share/verilator/include/verilated.cpp \
/usr/share/verilator/include/verilated_config.h \
/usr/share/verilator/include/verilatedos.h \
/usr/share/verilator/include/verilated_imp.h \
/usr/share/verilator/include/verilated.h \
/usr/share/verilator/include/verilated_types.h \
/usr/share/verilator/include/verilated_funcs.h \
/usr/share/verilator/include/verilated_syms.h \
/usr/share/verilator/include/verilated_sym_props.h \
/usr/share/verilator/include/verilated_threads.h \
/usr/share/verilator/include/verilated_trace.h \
/usr/share/verilator/include/verilatedos_c.h

BIN
test_framework/modules/mod_add/obj_dir/verilated.o
View File

Binary file not shown.

7
test_framework/modules/mod_add/obj_dir/verilated_threads.d
View File

@@ -1,7 +0,0 @@
verilated_threads.o: /usr/share/verilator/include/verilated_threads.cpp \
/usr/share/verilator/include/verilatedos.h \
/usr/share/verilator/include/verilated_threads.h \
/usr/share/verilator/include/verilated.h \
/usr/share/verilator/include/verilated_config.h \
/usr/share/verilator/include/verilated_types.h \
/usr/share/verilator/include/verilated_funcs.h

BIN
test_framework/modules/mod_add/obj_dir/verilated_threads.o
View File

Binary file not shown.

31
test_framework/reports/report_20260624_193336.html
View File

@@ -1,31 +0,0 @@
<!DOCTYPE html>
<html>
<head>
<title>ML-KEM Test Report</title>
<style>
body { font-family: monospace; background: #1e1e1e; color: #d4d4d4;
padding: 20px; }
h1 { color: #4CAF50; }
table { border-collapse: collapse; width: 100%; }
th, td { border: 1px solid #444; padding: 8px; text-align: left; }
th { background: #333; }
</style>
</head>
<body>
<h1>ALL TESTS PASSED</h1>
<p>Generated: 20260624_193336<br>
Total: 0 vectors (0 pass, 0 fail)<br>
Elapsed: 0.65s</p>
<table>
<tr><th>Module</th><th>Status</th><th>Pass</th><th>Fail</th><th>Time</th></tr>
<tr>
<td>mod_add</td>
<td style="color:#F44336">COMPILE_ERROR</td>
<td>0</td>
<td>0</td>
<td>0.65s</td>
</tr>
</table>
</body>
</html>

31
test_framework/reports/report_20260624_194016.html
View File

@@ -1,31 +0,0 @@
<!DOCTYPE html>
<html>
<head>
<title>ML-KEM Test Report</title>
<style>
body { font-family: monospace; background: #1e1e1e; color: #d4d4d4;
padding: 20px; }
h1 { color: #F44336; }
table { border-collapse: collapse; width: 100%; }
th, td { border: 1px solid #444; padding: 8px; text-align: left; }
th { background: #333; }
</style>
</head>
<body>
<h1>SOME TESTS FAILED</h1>
<p>Generated: 20260624_194016<br>
Total: 50 vectors (0 pass, 50 fail)<br>
Elapsed: 1.92s</p>
<table>
<tr><th>Module</th><th>Status</th><th>Pass</th><th>Fail</th><th>Time</th></tr>
<tr>
<td>mod_add</td>
<td style="color:#F44336">FAIL</td>
<td>0</td>
<td>50</td>
<td>1.92s</td>
</tr>
</table>
</body>
</html>

31
test_framework/reports/report_20260624_194123.html
View File

@@ -1,31 +0,0 @@
<!DOCTYPE html>
<html>
<head>
<title>ML-KEM Test Report</title>
<style>
body { font-family: monospace; background: #1e1e1e; color: #d4d4d4;
padding: 20px; }
h1 { color: #F44336; }
table { border-collapse: collapse; width: 100%; }
th, td { border: 1px solid #444; padding: 8px; text-align: left; }
th { background: #333; }
</style>
</head>
<body>
<h1>SOME TESTS FAILED</h1>
<p>Generated: 20260624_194123<br>
Total: 50 vectors (0 pass, 50 fail)<br>
Elapsed: 1.04s</p>
<table>
<tr><th>Module</th><th>Status</th><th>Pass</th><th>Fail</th><th>Time</th></tr>
<tr>
<td>mod_add</td>
<td style="color:#F44336">FAIL</td>
<td>0</td>
<td>50</td>
<td>1.03s</td>
</tr>
</table>
</body>
</html>

31
test_framework/reports/report_20260624_194216.html
View File

@@ -1,31 +0,0 @@
<!DOCTYPE html>
<html>
<head>
<title>ML-KEM Test Report</title>
<style>
body { font-family: monospace; background: #1e1e1e; color: #d4d4d4;
padding: 20px; }
h1 { color: #4CAF50; }
table { border-collapse: collapse; width: 100%; }
th, td { border: 1px solid #444; padding: 8px; text-align: left; }
th { background: #333; }
</style>
</head>
<body>
<h1>ALL TESTS PASSED</h1>
<p>Generated: 20260624_194216<br>
Total: 50 vectors (50 pass, 0 fail)<br>
Elapsed: 1.09s</p>
<table>
<tr><th>Module</th><th>Status</th><th>Pass</th><th>Fail</th><th>Time</th></tr>
<tr>
<td>mod_add</td>
<td style="color:#4CAF50">PASS</td>
<td>50</td>
<td>0</td>
<td>1.09s</td>
</tr>
</table>
</body>
</html>