# Journal - FallenSigh (Part 1)

> AI development session journal
> Started: 2026-06-24

---



## Session 1: Add Vivado XSIM Verilog testbenches for all 10 sync modules

**Date**: 2026-06-25
**Task**: Add Vivado XSIM Verilog testbenches for all 10 sync modules
**Branch**: `main`

### Summary

Created file-based vector Verilog testbenches () for all 10 top-level sync modules: mod_add, rng, poly_arith, comp_decomp, storage, sha3_chain, ntt_core, poly_mul, sample_cbd, sample_ntt. Each module includes tb .v, gen_vectors.py, input.hex, xsim_run.tcl. Added run_tb.sh convenience script. Verified on Vivado 2019.2 with ncurses compatibility fix.

### Main Changes

(Add details)

### Git Commits

| Hash | Message |
|------|---------|
| `d4c3fc8` | (see git log) |
| `52c625b` | (see git log) |
| `79653ac` | (see git log) |
| `db0a559` | (see git log) |

### Testing

- [OK] (Add test results)

### Status

[OK] **Completed**

### Next Steps

- None - task complete


## Session 2: Fix 7 failing Vivado XSIM testbenches

**Date**: 2026-06-25
**Task**: Fix 7 failing Vivado XSIM testbenches
**Branch**: `main`

### Summary

Fixed 7 testbench failures on Vivado 2019.2: (1) sha3_top.v declaration ordering, (2) TCL variable paths + --relax flag, (3) Verilog part-select changed to +: operator, (4) BRAM read latency timing, (5) comp_decomp d=12 edge case, (6) sample_ntt TB timing bug (DUT Keccak pipeline drain). All 10 modules now pass.

### Main Changes

(Add details)

### Git Commits

| Hash | Message |
|------|---------|
| `f5365c9` | (see git log) |

### Testing

- [OK] (Add test results)

### Status

[OK] **Completed**

### Next Steps

- None - task complete
