fallensigh/ciciec2026_loongson
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

test(dma,fft): rewrite test programs for dma, fft and fft_dma

Browse Source
This commit is contained in:
FallenSigh
2026-04-13 17:26:12 +08:00
parent 63fb8f6cc1
commit 84155db987
3 changed files with 28 additions and 109 deletions
Download Patch File Download Diff File Expand all files Collapse all files

43
sdk/software/examples/dma/main.c
View File

@@ -1,9 +1,12 @@
#include <stdio.h>
#include <string.h>
#include <math.h>
#include <stdbool.h>
#include <stdint.h>
#include <common_func.h>
#include <confreg_time.h>
#include <dma.h>
// BSP板级支持包所需全局变量
unsigned long UART_BASE = 0xbf000000;
@@ -11,35 +14,12 @@ unsigned long CONFREG_TIMER_BASE = 0xbf20f100;
unsigned long CONFREG_CLOCKS_PER_SEC = 50000000L;
unsigned long CORE_CLOCKS_PER_SEC = 33000000L;
#define FFT_BASE 0xbf400000
#define FFT_IN_RE_BASE (FFT_BASE + 0x1000)
#define FFT_IN_IM_BASE (FFT_BASE + 0x2000)
#define FFT_OUT_RE_BASE (FFT_BASE + 0x3000)
#define FFT_OUT_IM_BASE (FFT_BASE + 0x4000)
#define FFT_CSR_REG (FFT_BASE + 0xF000)
#define FFT_CTRL_START (1 << 4)
#define FFT_STAT_DONE (1 << 1)
#define FFT_STAT_BUSY (1 << 0)
#define FFT_POINT_NUM 1024
#define DMA_BASE 0xbf300000
#define DMA_CTRL (DMA_BASE + 0x0000)
#define DMA_LEN (DMA_BASE + 0x0004)
#define DMA_SRC_ADDR (DMA_BASE + 0x0008)
#define DMA_DST_ADDR (DMA_BASE + 0x000c)
#define DMA_STATUS (DMA_BASE + 0x0010)
const float PI = 3.14159265358979323846;
// 加上 aligned(64) 是为了防止 DMA 突发传输时跨越缓存行或 AXI 非对齐边界
uint32_t src_array[64] __attribute__((aligned(64)));
uint32_t dst_array[64] __attribute__((aligned(64)));
int main(int argc, char** argv)
{
unsigned int dma_status = RegRead(DMA_STATUS);
printf("dma_status init = %x\n", dma_status);
uint32_t data_len = 64;
uint32_t byte_len = data_len * 4;
@@ -65,22 +45,9 @@ int main(int argc, char** argv)
printf("uncached_src: %x\n", uncached_src);
printf("uncached_dst: %x\n", uncached_dst);
// 配置 DMA：DMA 只需要最纯粹的物理地址
RegWrite(DMA_SRC_ADDR, phys_src_addr);
RegWrite(DMA_DST_ADDR, phys_dst_addr);
RegWrite(DMA_LEN, byte_len);
// burst_len = 15(16拍), burst_size = 2(4字节)
uint32_t burst_len = 15;
uint32_t burst_size = 2;
uint32_t ctrl_val = (burst_len << 6) | (burst_size << 3) | 0x01;
RegWrite(DMA_CTRL, ctrl_val);
// 等待 DMA 完成
while ((RegRead(DMA_STATUS) & 0x01) == 0) {
printf("polling...\n");
}
dma_start_transfer(0, phys_src_addr, phys_dst_addr, byte_len);
dma_wait_polling(0);
printf("dma passed!\n");