This repository has been archived on 2026-08-21. You can view files and clone it. You cannot open issues or pull requests or push a commit.

FallenSigh c37f493bcb Compute matmul CRC before result store

2026-07-04 19:45:22 +08:00

..

cdma_matmul_bridge.sv

Compute matmul CRC before result store

2026-07-04 19:45:22 +08:00

snix_async_fifo.sv

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

snix_axi_cdma_csr.sv

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

snix_axi_cdma.sv

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

snix_axi_mm2mm.sv

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

snix_axil_cdma_mux.sv

Add standalone CDMA matmul bridge

2026-07-04 19:35:42 +08:00

snix_axis_fifo.sv

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

snix_register_slice.sv

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

snix_sync_fifo.sv

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00