This repository has been archived on 2026-08-21. You can view files and clone it. You cannot open issues or pull requests or push a commit.

FallenSigh af65503947 remove reports

2026-07-15 11:10:28 +08:00

..

constraints

update reports & add mlkem cdc test result & update pll

2026-07-11 10:09:45 +08:00

check_dsp.py

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

create_project.tcl

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

generate_bit.tcl

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

run_impl.tcl

Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC

2026-06-23 01:22:45 +08:00

run-linter.py

docs: rebuild system report and test workflow

2026-07-15 03:48:19 +08:00