This website requires JavaScript.
Explore
Help
Sign In
fallensigh
/
ciciec2026
Archived
Watch
0
Star
0
Fork
0
You've already forked ciciec2026
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
This repository has been archived on
2026-08-21
. You can view files and clone it. You cannot open issues or pull requests or push a commit.
Files
8e86d8693e2cdc66061cb3a9d511ebd870cdca91
ciciec2026
/
rtl
History
FallenSigh
8e86d8693e
Increase DMA FIFO depth to 128 (512 bytes) for burst support
2026-06-25 01:54:07 +08:00
..
ip
Add missing AXI4 ports: awlock/awcache/awprot/arlock/arcache/arprot
2026-06-25 00:53:28 +08:00
config.h
Initial commit: Loongson FPGA SoC project for 2026 CIC-IEC
2026-06-23 01:22:45 +08:00
soc_top.v
Increase DMA FIFO depth to 128 (512 bytes) for burst support
2026-06-25 01:54:07 +08:00