This website requires JavaScript.
Explore
Help
Sign In
fallensigh
/
ciciec2026
Archived
Watch
0
Star
0
Fork
0
You've already forked ciciec2026
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
This repository has been archived on
2026-08-21
. You can view files and clone it. You cannot open issues or pull requests or push a commit.
Files
5dcee80b954ea2c8a0a9f702f79d22e8ec67c7ab
ciciec2026
/
sdk
/
software
History
FallenSigh
5dcee80b95
DMA-driven: A+B+C per group via DMA ch0/ch1, -O2 CRC32 from ExtRAM
2026-06-24 23:46:58 +08:00
..
bsp
Use uncached ExtRAM access (0xBC400000) to bypass CPU data cache
2026-06-24 02:04:40 +08:00
examples
DMA-driven: A+B+C per group via DMA ch0/ch1, -O2 CRC32 from ExtRAM
2026-06-24 23:46:58 +08:00