This repository has been archived on 2026-08-21. You can view files and clone it. You cannot open issues or pull requests or push a commit.
Files
ciciec2026/fpga/vivado_reports_withdsp/clock_interaction.rpt
2026-07-08 03:48:37 +08:00

29 lines
2.2 KiB
Plaintext

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov 6 21:39:14 MST 2019
| Date : Wed Jul 8 02:57:58 2026
| Host : fedora running 64-bit unknown
| Command : report_clock_interaction -file /home/fallensigh/vivado_reports_withdsp/clock_interaction.rpt
| Design : soc_top
| Device : 7a200t-fbg676
| Speed File : -1 PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------
Clock Interaction Report
Clock Interaction Table
-----------------------
WNS TNS Failing TNS Total WNS Path Clock-Pair Inter-Clock
From Clock To Clock Clock Edges WNS(ns) TNS(ns) Endpoints Endpoints Requirement(ns) Classification Constraints
----------------- ----------------- ----------- ------- ------- ----------- ----------- --------------- ------------------- -------------------
cpu_clk cpu_clk rise - rise 1.14 0.00 0 17264 30.32 Clean Timed
cpu_clk sys_clk 0 162 Ignored Asynchronous Groups
mlkem_clk_clk_pll mlkem_clk_clk_pll rise - rise 12.91 0.00 0 74882 40.00 Clean Timed
mlkem_clk_clk_pll sys_clk rise - rise 16.72 0.00 0 61 20.00 Clean Timed
sys_clk cpu_clk 0 59 Ignored Asynchronous Groups
sys_clk mlkem_clk_clk_pll rise - rise 8.52 0.00 0 112 20.00 Clean Timed
sys_clk sys_clk rise - rise 0.42 0.00 0 23732 20.00 Clean Timed