uart_puts(13B) + uart_puthex(8B) = 21 bytes without polling → FIFO overflow. Board UART IP asserts AXI error → CPU syserr exception. Simulation UART model is lenient, so sim passed but board failed. Back to per-byte polling (safe).
uart_puts(13B) + uart_puthex(8B) = 21 bytes without polling → FIFO overflow. Board UART IP asserts AXI error → CPU syserr exception. Simulation UART model is lenient, so sim passed but board failed. Back to per-byte polling (safe).