236 lines
10 KiB
Plaintext
236 lines
10 KiB
Plaintext
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
|
|
-------------------------------------------------------------------------------------------------------------------------------
|
|
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov 6 21:40:23 MST 2019
|
|
| Date : Wed Jul 15 05:09:26 2026
|
|
| Host : Roc_Wang running 64-bit major release (build 9200)
|
|
| Command : report_utilization -file C:/Users/11747/Desktop/ciciec2026/doc/reports/system/evidence/vivado/utilization.rpt
|
|
| Design : soc_top
|
|
| Device : 7a200tfbg676-1
|
|
| Design State : Routed
|
|
-------------------------------------------------------------------------------------------------------------------------------
|
|
|
|
Utilization Design Information
|
|
|
|
Table of Contents
|
|
-----------------
|
|
1. Slice Logic
|
|
1.1 Summary of Registers by Type
|
|
2. Slice Logic Distribution
|
|
3. Memory
|
|
4. DSP
|
|
5. IO and GT Specific
|
|
6. Clocking
|
|
7. Specific Feature
|
|
8. Primitives
|
|
9. Black Boxes
|
|
10. Instantiated Netlists
|
|
|
|
1. Slice Logic
|
|
--------------
|
|
|
|
+----------------------------+-------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+----------------------------+-------+-------+-----------+-------+
|
|
| Slice LUTs | 55066 | 0 | 133800 | 41.16 |
|
|
| LUT as Logic | 53158 | 0 | 133800 | 39.73 |
|
|
| LUT as Memory | 1908 | 0 | 46200 | 4.13 |
|
|
| LUT as Distributed RAM | 740 | 0 | | |
|
|
| LUT as Shift Register | 1168 | 0 | | |
|
|
| Slice Registers | 31000 | 0 | 267600 | 11.58 |
|
|
| Register as Flip Flop | 31000 | 0 | 267600 | 11.58 |
|
|
| Register as Latch | 0 | 0 | 267600 | 0.00 |
|
|
| F7 Muxes | 2130 | 0 | 66900 | 3.18 |
|
|
| F8 Muxes | 319 | 0 | 33450 | 0.95 |
|
|
+----------------------------+-------+-------+-----------+-------+
|
|
|
|
|
|
1.1 Summary of Registers by Type
|
|
--------------------------------
|
|
|
|
+-------+--------------+-------------+--------------+
|
|
| Total | Clock Enable | Synchronous | Asynchronous |
|
|
+-------+--------------+-------------+--------------+
|
|
| 0 | _ | - | - |
|
|
| 0 | _ | - | Set |
|
|
| 0 | _ | - | Reset |
|
|
| 0 | _ | Set | - |
|
|
| 0 | _ | Reset | - |
|
|
| 0 | Yes | - | - |
|
|
| 24 | Yes | - | Set |
|
|
| 17683 | Yes | - | Reset |
|
|
| 126 | Yes | Set | - |
|
|
| 13167 | Yes | Reset | - |
|
|
+-------+--------------+-------------+--------------+
|
|
|
|
|
|
2. Slice Logic Distribution
|
|
---------------------------
|
|
|
|
+--------------------------------------------+-------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+--------------------------------------------+-------+-------+-----------+-------+
|
|
| Slice | 17126 | 0 | 33450 | 51.20 |
|
|
| SLICEL | 11119 | 0 | | |
|
|
| SLICEM | 6007 | 0 | | |
|
|
| LUT as Logic | 53158 | 0 | 133800 | 39.73 |
|
|
| using O5 output only | 5 | | | |
|
|
| using O6 output only | 42769 | | | |
|
|
| using O5 and O6 | 10384 | | | |
|
|
| LUT as Memory | 1908 | 0 | 46200 | 4.13 |
|
|
| LUT as Distributed RAM | 740 | 0 | | |
|
|
| using O5 output only | 0 | | | |
|
|
| using O6 output only | 60 | | | |
|
|
| using O5 and O6 | 680 | | | |
|
|
| LUT as Shift Register | 1168 | 0 | | |
|
|
| using O5 output only | 123 | | | |
|
|
| using O6 output only | 997 | | | |
|
|
| using O5 and O6 | 48 | | | |
|
|
| Slice Registers | 31000 | 0 | 267600 | 11.58 |
|
|
| Register driven from within the Slice | 16668 | | | |
|
|
| Register driven from outside the Slice | 14332 | | | |
|
|
| LUT in front of the register is unused | 5924 | | | |
|
|
| LUT in front of the register is used | 8408 | | | |
|
|
| Unique Control Sets | 930 | | 33450 | 2.78 |
|
|
+--------------------------------------------+-------+-------+-----------+-------+
|
|
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.
|
|
|
|
|
|
3. Memory
|
|
---------
|
|
|
|
+-------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------------+------+-------+-----------+-------+
|
|
| Block RAM Tile | 29.5 | 0 | 365 | 8.08 |
|
|
| RAMB36/FIFO* | 10 | 0 | 365 | 2.74 |
|
|
| RAMB36E1 only | 10 | | | |
|
|
| RAMB18 | 39 | 0 | 730 | 5.34 |
|
|
| RAMB18E1 only | 39 | | | |
|
|
+-------------------+------+-------+-----------+-------+
|
|
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
|
|
|
|
|
|
4. DSP
|
|
------
|
|
|
|
+-----------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-----------+------+-------+-----------+-------+
|
|
| DSPs | 0 | 0 | 740 | 0.00 |
|
|
+-----------+------+-------+-----------+-------+
|
|
|
|
|
|
5. IO and GT Specific
|
|
---------------------
|
|
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
| Bonded IOB | 202 | 202 | 400 | 50.50 |
|
|
| IOB Master Pads | 97 | | | |
|
|
| IOB Slave Pads | 102 | | | |
|
|
| Bonded IPADs | 0 | 0 | 26 | 0.00 |
|
|
| Bonded OPADs | 0 | 0 | 16 | 0.00 |
|
|
| PHY_CONTROL | 0 | 0 | 10 | 0.00 |
|
|
| PHASER_REF | 0 | 0 | 10 | 0.00 |
|
|
| OUT_FIFO | 0 | 0 | 40 | 0.00 |
|
|
| IN_FIFO | 0 | 0 | 40 | 0.00 |
|
|
| IDELAYCTRL | 0 | 0 | 10 | 0.00 |
|
|
| IBUFDS | 0 | 0 | 384 | 0.00 |
|
|
| GTPE2_CHANNEL | 0 | 0 | 8 | 0.00 |
|
|
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 40 | 0.00 |
|
|
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 40 | 0.00 |
|
|
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 500 | 0.00 |
|
|
| IBUFDS_GTE2 | 0 | 0 | 4 | 0.00 |
|
|
| ILOGIC | 0 | 0 | 400 | 0.00 |
|
|
| OLOGIC | 0 | 0 | 400 | 0.00 |
|
|
+-----------------------------+------+-------+-----------+-------+
|
|
|
|
|
|
6. Clocking
|
|
-----------
|
|
|
|
+------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+------------+------+-------+-----------+-------+
|
|
| BUFGCTRL | 4 | 0 | 32 | 12.50 |
|
|
| BUFIO | 0 | 0 | 40 | 0.00 |
|
|
| MMCME2_ADV | 0 | 0 | 10 | 0.00 |
|
|
| PLLE2_ADV | 1 | 0 | 10 | 10.00 |
|
|
| BUFMRCE | 0 | 0 | 20 | 0.00 |
|
|
| BUFHCE | 0 | 0 | 120 | 0.00 |
|
|
| BUFR | 0 | 0 | 40 | 0.00 |
|
|
+------------+------+-------+-----------+-------+
|
|
|
|
|
|
7. Specific Feature
|
|
-------------------
|
|
|
|
+-------------+------+-------+-----------+-------+
|
|
| Site Type | Used | Fixed | Available | Util% |
|
|
+-------------+------+-------+-----------+-------+
|
|
| BSCANE2 | 0 | 0 | 4 | 0.00 |
|
|
| CAPTUREE2 | 0 | 0 | 1 | 0.00 |
|
|
| DNA_PORT | 0 | 0 | 1 | 0.00 |
|
|
| EFUSE_USR | 0 | 0 | 1 | 0.00 |
|
|
| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
|
|
| ICAPE2 | 0 | 0 | 2 | 0.00 |
|
|
| PCIE_2_1 | 0 | 0 | 1 | 0.00 |
|
|
| STARTUPE2 | 0 | 0 | 1 | 0.00 |
|
|
| XADC | 0 | 0 | 1 | 0.00 |
|
|
+-------------+------+-------+-----------+-------+
|
|
|
|
|
|
8. Primitives
|
|
-------------
|
|
|
|
+-----------+-------+---------------------+
|
|
| Ref Name | Used | Functional Category |
|
|
+-----------+-------+---------------------+
|
|
| LUT6 | 26800 | LUT |
|
|
| FDCE | 17683 | Flop & Latch |
|
|
| FDRE | 13167 | Flop & Latch |
|
|
| LUT3 | 10370 | LUT |
|
|
| LUT4 | 8684 | LUT |
|
|
| LUT2 | 8543 | LUT |
|
|
| LUT5 | 8274 | LUT |
|
|
| CARRY4 | 3669 | CarryLogic |
|
|
| MUXF7 | 2130 | MuxFx |
|
|
| RAMD32 | 1060 | Distributed Memory |
|
|
| SRLC32E | 992 | Distributed Memory |
|
|
| LUT1 | 871 | LUT |
|
|
| RAMS32 | 328 | Distributed Memory |
|
|
| MUXF8 | 319 | MuxFx |
|
|
| SRL16E | 224 | Distributed Memory |
|
|
| FDSE | 126 | Flop & Latch |
|
|
| IBUF | 104 | IO |
|
|
| OBUF | 98 | IO |
|
|
| OBUFT | 66 | IO |
|
|
| RAMB18E1 | 39 | Block Memory |
|
|
| RAMD64E | 32 | Distributed Memory |
|
|
| FDPE | 24 | Flop & Latch |
|
|
| RAMB36E1 | 10 | Block Memory |
|
|
| BUFG | 4 | Clock |
|
|
| PLLE2_ADV | 1 | Clock |
|
|
+-----------+-------+---------------------+
|
|
|
|
|
|
9. Black Boxes
|
|
--------------
|
|
|
|
+----------+------+
|
|
| Ref Name | Used |
|
|
+----------+------+
|
|
|
|
|
|
10. Instantiated Netlists
|
|
-------------------------
|
|
|
|
+----------+------+
|
|
| Ref Name | Used |
|
|
+----------+------+
|
|
| clk_pll | 1 |
|
|
+----------+------+
|
|
|
|
|