fallensigh/ciciec2026
Archived
0
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add DMA-friendly MLKEM windows

Browse Source
This commit is contained in:
FallenSigh
2026-07-05 20:07:14 +08:00
parent d13f7933d8
commit 2b7c43edcb
7 changed files with 281 additions and 69 deletions
Download Patch File Download Diff File Expand all files Collapse all files

20
rtl/ip/fft/axi_fft_wrapper.v
View File

@@ -1,8 +1,8 @@
`define FFT_CSR_ADDR 16'hf000
`define FFT_IN_RE_BASE 16'h1000
`define FFT_IN_IM_BASE 16'h2000
`define FFT_OUT_RE_BASE 16'h3000
`define FFT_OUT_IM_BASE 16'h4000
`define FFT_CSR_ADDR 16'hc000
`define FFT_IN_RE_BASE 16'h8000
`define FFT_IN_IM_BASE 16'h9000
`define FFT_OUT_RE_BASE 16'ha000
`define FFT_OUT_IM_BASE 16'hb000
module fft_controller #(
parameter FFT_LEN = 1024, // FFT处理长度
@@ -201,10 +201,10 @@ module fft_controller #(
assign s_rresp = 2'b00;
// 地址译码
wire hit_in_re = (aw_addr_reg[15:12] == 4'h1);
wire hit_in_im = (aw_addr_reg[15:12] == 4'h2);
wire hit_out_re = (ar_addr_reg[15:12] == 4'h3);
wire hit_out_im = (ar_addr_reg[15:12] == 4'h4);
wire hit_in_re = (aw_addr_reg[15:12] == 4'h8);
wire hit_in_im = (aw_addr_reg[15:12] == 4'h9);
wire hit_out_re = (ar_addr_reg[15:12] == 4'ha);
wire hit_out_im = (ar_addr_reg[15:12] == 4'hb);
// 寄存器控制
reg [3:0] fft_ctrl;
@@ -380,4 +380,4 @@ module fft_controller #(
s_rdata = rdata_d;
end
endmodule
endmodule