mlkem test diagnostics and allocator updates
This commit is contained in:
@@ -6,7 +6,7 @@
|
||||
// Pure combinational, single-cycle latency.
|
||||
// All multiplication widths explicitly controlled to avoid Verilog truncation.
|
||||
|
||||
(* use_dsp = "no" *)
|
||||
|
||||
module barrett_mul (
|
||||
input [11:0] a,
|
||||
input [11:0] b,
|
||||
|
||||
Reference in New Issue
Block a user